A Current Mode Cyclic A/D Converter with Submicron Processes (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
スポンサーリンク
概要
- 論文の詳細を見る
We present a current mode cyclic analog-to-digital converter that is suitable for submicron LSI fabrication processes. Our converter is composed of sample-and-hold circuits with regulated cascode configuration which offers high out-put impedance and wide output range. The circuit requires small area since the architecture depends on neither precise analog transistors nor ratio-matched capacitors. We have designed and fabricated a test circuit that has an area of 0.014 mm^2 using a 0.8μm CMOS process. The circuit is examined to perform 8-bit resolution at a sampling rate of 40 kHz and average power dissipation of 370μW at 4 V supply voltage.
- 社団法人電子情報通信学会の論文
- 1997-02-25
著者
-
小野寺 秀俊
京都大学工学部電子工学科
-
Onodera Hidetoshi
Department of Communications and Computer Engineering, Kyoto University
-
Onodera H
Kyoto Univ. Kyoto‐shi Jpn
-
Onodera Hidetoshi
Kyoto Univ. Kyoto‐shi Jpn
-
Onodera Hidetoshi
Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Universit
-
Kondo Masaki
Department of Cardiovascular Medicine, Tohoku University Graduate School of Medicine
-
小野寺 秀俊
滋賀県立大学工学部
-
小野寺 秀俊
京都大学大学院工学研究科電子通信工学専攻
-
Kondo Masaki
Department Of Electronics And Communication Kyoto University
-
TAMARU Keikichi
Okayama University of Science
-
TAMARU Keikichi
Department of Electronics and Communication, Graduate School of Engineering, Kyoto University
-
Tamaru K
Okayama University Of Science
-
Tamaru Keikichi
Department Of Communications And Computer Engineering Kyoto University
-
Kondo Masaki
Department Of Cardiovascular Medicine Tohoku University Graduate School Of Medicine
-
Onodera Hidetoshi
Department of Communication and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto 606-8501, Japan
関連論文
- Effect of Regularity-Enhanced Layout on Variability and Circuit Performance of Standard Cells
- Incidence and Characteristics of Ventricular Fibrillation in Bystander-witnessed Out-of-hospital Cardiac Arrest with Cardiac Etiology in the City of Sendai, Japan
- Estimated Incidence of Ventricular Tachycardia/Fibrillation (VT/VF) in out-of Hospital Cardiac Arrest (OHCA) with Cardiac Etiologies (Preventive Medicine/Epidemiology/Education/Health Policy 5 (H), The 69th Annual Scientific Meeting of the Japanese Circul
- Incidence of Ventricular Fibrillation in out-of Hospital Cardiac Arrest (OHCA) Depends on Age and Time of Day (Preventive Medicine/Epidemiology/Education/Health Policy 5 (H), The 69th Annual Scientific Meeting of the Japanese Circulation Society)
- Systolic Blood Pressure Triggers the Athero-Arteriosclerotic Process in Coronary Artery Disease-Study Adopting High Resolution Doppler Measurement(Echo/Doppler 4 (I), The 69th Annual Scientific Meeting of the Japanese Circulation Society)
- パネル討論 : 設計/CAD技術はディープサブミクロン時代の挑戦に耐えられるか
- CMOS論理ゲートにおける貫通電流による消費電力の定式化
- 抵抗アレイモデルを用いたアナログ回路用概略配線
- 形状最適化コンパクション
- PE-368 Diabetes Mellitus and Smoking Play More Important Role Than Hypertension and Hyperlipidemia in Determining Elasticity of the Carotid Artery Intima-media(Echo/Doppler-9 (I) PE62,Poster Session (English),The 70th Anniversary Annual Scientific Meeting
- ビルディングブロックレイアウトのための分枝限定配置手法
- ばらつき考慮設計に向けて(アナログ,アナデジ混載,RF及びセンサインタフェース回路)
- ばらつき考慮設計に向けて(アナログ,アナデジ混載,RF及びセンサインタフェース回路)
- Effect of Regularity-Enhanced Layout on Variability and Circuit Performance of Standard Cells
- 基板バイポーラ効果によるSEUとMCUの発生機構の検討(製造性考慮設計,システムオンシリコンを支える設計技術)
- C-12-56 ω_nドメイン設計手法によるCDR-ICの低ジッタ化(C-12.集積回路,一般セッション)
- PJ-693 Inhibition of Sodium Channels Enhances Arrhythmogenic Regional Endocardial Substrate in Patients with Brugada Syndrome(PJ116,Ventricular Arrhythmia (Clinical/Pathophysiology) (A),Poster Session (Japanese),The 73rd Annual Scientific Meeting of The J
- Optimal Termination of On-Chip Transmission-Lines for High-Speed Signaling(Analog Circuits and Related SoC Integration Technologies)
- Interconnect RL Extraction Based on Transfer Characteristics of Transmission-Line(Interconnect,VLSI Design and CAD Algorithms)
- Si-Substrate Modeling toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design(Interconnect,VLSI Design and CAD Algorithms)
- Performance Limitation of On-Chip Global Interconnects for High-Speed Signaling(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
- Representative Frequency for Interconnect R(f)L(f)C Extraction(Parasitics and Noise)(VLSI Design and CAD Algorithms)
- Instruction-Level Power Estimation Method by Considering Hamming Distance of Registers(Selected Papers from the 16th Workshop on Circuits and Systems in Karuizawa)
- C-12-27 Development of Design Process for RF MOSFET Model in the Future Technology
- PA-1 大学の研究をどのように産業界に活かすか?
- モデル依存性の小さいMOSFETパラメータ抽出システムの実現
- 相互結合インダクタを用いたTIA帯域向上手法(若手研究会)
- AI-1-3 ディペンダブルVLSIプラットフォームへの挑戦(AI-1.デイベンダブルVLSIに向けて,依頼シンポジウム,ソサイエティ企画)
- A 90nm 48×48 LUT-Based FPGA Enhancing Speed and Yield Utilizing Within-Die Delay Variations(Low-Power and High-Performance VLSI Circuit Technology,VLSI Technology toward Frontiers of New Market)
- A 90nm LUT Array for Speed and Yield Enhancement by Utilizing Within-Die Delay Variations(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Low-Power Design of CML Driver for On-Chip Transmission-Lines Using Impedance-Unmatched Driver(Analog Circuits and Related SoC Integration Technologies)
- A Leakage Reduction Scheme for Sleep Transistors with Decoupling Capacitors in the Deep Submicron Era(Electronic Circuits)
- Experimental Study on Cell-Base High-Performance Datapath Design(IP Design)(VLSI Design and CAD Algorithms)
- Experimental Study on Cell-Base High-Performance Datapath Design
- Variable RF Inductor on Si CMOS Chip
- Timing Analysis Considering Spatial Power/Ground Level Variation(Physical Design,VLSI Design and CAD Algorithms)
- 不確定パラメタの導入によるアナログ回路設計手順の再利用率向上手法
- A-58 モデル依存性の小さいMOSFETパラメータ抽出システムの実現(A-3. VLSI設計技術,一般講演)
- モデル依存性の小さいMOSFETパラメータ抽出手法
- アナログ回路設計手順の保存・再利用化手法
- Special Section on VLSI Design and CAD Algorithms
- Manufacturability-Aware Design of Standard Cells(Physical Design,VLSI Design and CAD Algorithms)
- Special Section on Analog Circuit Techniques for System-on-Chip Integration
- FOREWORD (Special Section on Analog Technologies in Submicron Era)
- デザインルールチェック並列処理化の一手法 : 並列スケジューリングによる手順割り当て
- デザインルールチェック並列処理化の一手法 : 並列スケジューリングによる手順割り当て
- 中間モデルを用いたモデル依存性の小さいMOSFETパラメータ抽出手法
- Statistical Gate Delay Model for Multiple Input Switching
- Timing Analysis Considering Temporal Supply Voltage Fluctuation
- Successive Pad Assignment for Minimizing Supply Voltage Drop(Power/Ground Network, VLSI Design and CAD Algorithms)
- An Area/Delay Efficient Dual-Modular Flip-Flop with Higher SEU/SET Immunity
- The Effect of Pericardium on the Diastlic Properties of the Heart : Experrmental Studies on Volume Load and on Acute Ischemia in Open Chest Dogs : SYMPOSIUM ON HEART MECHANICS IN DIASTOLE
- PERICARDIUM AFFECTS DIASTOLIC AND SYSTOLIC FUNCTION OF LEFT VENTRICLE : Ventricular function (II) : FREE COMMUNICATIONS (Abstract) : 45 Annual Scientific Meeting, Japanese Circulation Society
- COMPARATIVE STUDY OF PLASMA CATECHOLAMINE CHANGES DURING VARIOUS EXERCISES : Exercise test : FREE COMMUNICATIONS (Abstract) : 45 Annual Scientific Meeting, Japanese Circulation Society
- CHANGES IN THE CHARACTERISTIC IMPEDANCE OF MAIN PULMONARY ARTERY DURING 100% O_2 INHALATION AND ERGOMETER EXERCISE : Pulmonary circulation Peripheral circulation : FREE COMMUNICATIONS (Abstract) : 45 Annual Scientific Meeting, Japanese Circulation Society
- EFFECT OF PERICARDIUM ON LEFT VENTRICULAR FUNCTION IN ACUTE ISCHEMIA : Coronary circulation : FREE COMMUNICATIONS (Abstract) : 45 Annual Scientific Meeting, Japanese Circulation Society
- CARDIAC SYMPATHETIC ACTIVITY DURING ACUTE CORONARY OCCLUSION : STUDIES ON CORONARY VENOUS CATECHOLAMINES (THE 5th REPORT) : Coronary Circulation I : PROCEEDINGS OF THE 44th ANNUAL SCIENTIFIC MEETING OF THE JAPANESE CIRCULATION SOCIETY
- 特集「システムLSI設計とその技術」の編集にあたって
- アナログ/ディジタル混載LSIのCAD技術
- BPBP型FMPPを用いたプロセッサボードの設計
- Model-Adaptable Parameter Extraction System for MOSFET Models
- Development of Module Generators from Extracted Design Procedures : Application to Analog Device Generation
- A-3-13 SystemC を用いたハードウェア・ソフトウェア設計 : SystemC のRTL記述からHDLへの変換
- A-3-12 SystemC を用いたハードウェア・ソフトウェア強調設計
- Architecture and Performance Evaluation of a New Functional Memory : Functional Memory for Addition (Special Section on VLSI Design and CAD Algorithms)
- A Real-Time Low-Rate Video Compression Algorithm Using Multi-Stage Hierarchical Vector Quantization (Special Section on VLSI for Digital Signal Processing)
- An LSI for Low Bit-Rate Image Compression Using Vector Quantization(Special Issue on Multimedia, Network, and DRAM LSIs)
- A Memory-Based Parallel Processor for Vector Quantization:FMPP-VQ (Special Issue on New Concept Device and Novel Architecture LSIs)
- A Current Mode Cyclic A/D Converter with Submicron Processes (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- A Bit-Parallel Block-Parallel Functional Memory Type Parallel Processor Architecture (Special Issue on New Architecture LSIs)
- A Comprehensive Simulation and Test Environment for Prototype VLSI Verification(Verification)(Test and Verification of VLSI)
- Crosstalk Noise Estimation for Generic RC Trees(Parasitics and Noise)(VLSI Design and CAD Algorithms)
- Effects of On-Chip Inductance on Power Distribution Grid(VLSI Design and CAD Algorithms)
- Realistic Delay Calculation Based on Measured Intra-Chip and Inter-Chip Variabilities with the Size Dependence
- Layout Dependent Matching Analysis of CMOS Circuits (Special Section on Analog Circuit Techniques and Related Topics)
- Increase in Delay Uncertainty by Performance Optimization(Special Section on VLSI Design and CAD Algorithms)
- Statistical Analysis of Clock Skew Variation in H-Tree Structure(Prediction and Analysis, VLSI Design and CAD Algorithms)
- Crosstalk Noise Optimization by Post-Layout Transistor Sizing(Physical Design)(VLSI Design and CAD Algorithms)
- Statistical Gate-Delay Modeling with Intra-Gate Variability(Parasitics and Noise)(VLSI Design and CAD Algorithms)
- A Performance Prediction of Clock Generation PLLs : A Ring Oscillator Based PLL and an LC Oscillator Based PLL(Integrated Electronics)
- FOREWORD (Special Issue on Synthesis and Verification of Hardware Design)
- A Hierarchical Statistical Optimization Method Driven by Constraint Generation Based on Mahalanobis' Distance(Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
- A Power and Delay Optimization Method Using Input Reordering in Cell-Based CMOS Circuits
- Micro-Loading効果を考慮したCMOS回路の比精度解析
- レイアウトを考慮したCMOS回路の比精度解析
- Register-Transfer Module Selection for Sub-Micron ASIC Design : LETTER Special Issue on Synthesis and Verification of Hardware Design
- A Floorplan Based Methodology for Data-Path Synthesis of Sub-Micron ASICs (Special Issue on Synthesis and Verification of Hardware Design)
- Low Activation Energy by Polarization in a Floating Gate Structure
- Development of procedure for modeling MOSFET compatible with ITRS: noise and 1-5 characteristics modeling for RF/analog MOSFET (集積回路)
- More Mooreに立ちはだかるCMOSばらつきの理解に向けて(低電力設計,システムオンシリコンを支える設計技術)
- CAM-Based Array Converter for URR Floating-Point Arithmetic
- ビット並列ブロック並列型FMPPにおける機能メモリのテスト方法
- ビット並列ブロック並列型FMPPアーキテクチャをとるプロトタイプLSIチップの概要
- ビット並列ブロック並列方式による機能メモリ型並列プロセッサの設計
- C-12-46 完全差動回路構成GVCOの高速化設計(C-12.集積回路,一般セッション)
- C-12-25 On-chip Monitor Circuits to Estimate Global Variations of Threshold Voltage and Gate Length
- Area-Effective Inductive Peaking with Interwoven Inductor for High-Speed Laser-Diode Driver for Optical Communication System
- Variation-Tolerance of a 65-nm Error-Hardened Dual-Modular-Redundancy Flip-Flop Measured by Shift-Register-Based Monitor Structures
- Variable RF Inductor on Si CMOS Chip
- A Radiation-Hard Redundant Flip-Flop to Suppress Multiple Cell Upset by Utilizing the Parasitic Bipolar Effect