CAM-Based Array Converter for URR Floating-Point Arithmetic

スポンサーリンク

概要

• 論文の詳細を見る

• In order to lessen overflow or underflow problem in numerical computation, several new floating-point arithmetics have been proposed. The significant advantage of these new arithmetics is that a number can be represented in a wider range since the fields of exponent and mantissa are changed depending on the magnitude of number. The main issues of these arithmetics are how to find the boundary between exponent and mantissa as well as to convert the formats between new floating-point airthmetic and fixed-point arithmetic quickly. In this paper, a CAM-based array converter based on the Universal Representation of Real number (URR) floating-point airthmetic is described. Using match retrieval device CAM, the detection of the boundary can be accomplished faster than conventional circuits. Arranging the basic cells into iterative array structure, the fast separation/connection operation is achieved. The speed, area and power consumption of the converter is estimated.

• 社団法人電子情報通信学会の論文
• 1998-10-25

著者

• Tamaru Keikichi

  Department Of Communications And Computer Engineering Kyoto University

• Tamaru Keikichi

  Department Of Electronics And Communication Engineering Kyoto University

• LU Kuei-Ming

  Department of Electronics and Communication Engineering, Kyoto University

• Lu Kuei-ming

  Department Of Electronics And Communication Engineering Kyoto University

関連論文

• A Memory-Based Parallel Processor for Vector Quantization:FMPP-VQ (Special Issue on New Concept Device and Novel Architecture LSIs)
• A Current Mode Cyclic A/D Converter with Submicron Processes (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
• Layout Dependent Matching Analysis of CMOS Circuits (Special Section on Analog Circuit Techniques and Related Topics)
• A Power and Delay Optimization Method Using Input Reordering in Cell-Based CMOS Circuits
• Register-Transfer Module Selection for Sub-Micron ASIC Design : LETTER Special Issue on Synthesis and Verification of Hardware Design
• A Floorplan Based Methodology for Data-Path Synthesis of Sub-Micron ASICs (Special Issue on Synthesis and Verification of Hardware Design)
• Low Activation Energy by Polarization in a Floating Gate Structure
• CAM-Based Array Converter for URR Floating-Point Arithmetic

スポンサーリンク