Impact of Self-Heating in Wire Interconnection on Timing

スポンサーリンク

概要

• 論文の詳細を見る

• This paper evaluates impact of self-heating in wire interconnection on signal propagation delay in an upcoming 32nm process technology, using practical physical parameters. This paper examines a 64-bit data transmission model as one of the most heating cases. Experimental results show that the maximum wire temperature increase due to the self-heating appears in the case where the ratio of interconnect delay becomes largest compared to the driver delay. However, even in the most significant case which induces the maximum temperature rise of 11.0°C, the corresponding increase in the wire resistance is 1.99% and the resulting delay increase is only 1.15%, as for the assumed 32nm process. A part of the impact reduction of wire self-heating on timing comes from the size-effect of nano-scale wires.

• （社）電子情報通信学会の論文
• 2010-03-01

著者

• KANAMOTO Toshiki

  Renesas Technology Corporation

• HASHIMOTO Masanori

  Osaka University

• SATO Takashi

  Kyoto University

• Sakata Tsuyoshi

  Fujitsu Microelectronics Ltd.

• KUROKAWA Atsushi

  Sanyo Semiconductor Co. Ltd.

• Tanaka Masakazu

  Panasonic Corp.

• Sato T

  Photonic Lattice Inc.:niche Tohoku University

• Masuda Hiroo

  Renesas Technol. Corp. Kodaira‐shi Jpn

• Masuda Hiroo

  Renesas Technology Corp.

• OKUMURA Takaaki

  Semiconductor Technology Academic Research Center

• FURUKAWA Katsuhiro

  Jedat Inc.

• TAKAFUJI Hiroshi

  RICOH Company Ltd.

• HACHIYA Koutaro

  Jedat Inc.

• NAKASHIMA Hidenari

  NEC Electronics Corp.

• Hachiya Kotaro

  Jedat Inc.

• Kurokawa Atsushi

  Sanyo Electric Co. Ltd.

• Hashimoto Masanori

  Osaka Univ. Suita‐shi Jpn

• Kanamoto Toshiki

  Mirai‐selete Sagamihara‐shi Jpn

• Kanamoto Toshiki

  Renesas Technology Corp.

• Kanamoto Toshiki

  Renesas Design Corp.

• Nakashima Hidenari

  Integrated Research Institute Tokyo Institute Of Technology

• Kurokawa Atsushi

  Sanyo Electric Co. Ltd

• Sato Takashi

  Institute Of Physics And Tsukuba Research Center For Interdisciplinary Materials Science University

• Hashimoto Masanori

  Osaka Univ.

• Okumura Takaaki

  Semiconductor Technol. Academic Res. Center

• Masuda Hiroo

  Renesas Electronics Corporation, Takasaki, Gunma 370-0021, Japan

関連論文

• Si-Substrate Modeling toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design(Interconnect,VLSI Design and CAD Algorithms)
• Timing Analysis Considering Spatial Power/Ground Level Variation(Physical Design,VLSI Design and CAD Algorithms)
• A Universal Equivalent Circuit Model for Ceramic Capacitors
• Timing Analysis Considering Temporal Supply Voltage Fluctuation
• Successive Pad Assignment for Minimizing Supply Voltage Drop(Power/Ground Network, VLSI Design and CAD Algorithms)
• A Fast Characterizing Method for Large Embedded Memory Modules on SoC(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
• A Method of Precise Estimation of Physical Parameters in LSI Interconnect Structures(Interconnect, VLSI Design and CAD Algorithms)
• Inter-Layer Screening Length to Electric Field in Thin Graphite Film
• Coulomb Blockade Oscillations in Narrow Corrugated Graphite Ribbons
• Accurate Method for Calculating the Effective Capacitance with RC Loads Based on the Thevenin Model
• An advanced effective capacitance model considering input waveform effect (第21回 回路とシステム軽井沢ワークショップ論文集) -- (ばらつき関連技術)
• Determination of Interconnect Structural Parameters for Best-and Worst-Case Delays(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Modeling the Influence of Input-to-Output Coupling Capacitance on CMOS Inverter Delay(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Calculating the effective capacitance for interconnect loads based on thevenin model (VLSIのノイズ・タイミング解析)
• Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance(Interconnect, VLSI Design and CAD Algorithms)
• Modeling the Effective Capacitance of Interconnect Loads for Predicting CMOS Gate Slew(Prediction and Analysis, VLSI Design and CAD Algorithms)
• A Novel Model for Computing the Effective Capacitance of CMOS Gates with Interconnect Loads(Nonlinear Theory and its Applications)
• Modeling the Effective Capacitance of Interconnect Loads for Predicting CMOS Gate Slew
• Transistor Sizing of LCD Driver Circuit for Technology Migration(Circuit Synthesis,VLSI Design and CAD Algorithms)
• A Sampling Switch Design Procedure for Active Matrix Liquid Crystal Displays(Circuit Synthesis,VLSI Design and CAD Algorithms)
• Cylindrical Vector Laser Beam Generated by the Use of a Photonic Crystal Mirror
• Development of Autocloned Photonic Crystal Devices(Photonic Crystals and Their Device Applications)
• Frontiers Related with Automatic Shaping of Photonic Crystals(Special Issue on Advanced Optical Devices for Next Generation Photonic Networks)
• Fine Surface Finishing Method for 3-Dimensional Micro Structures (Special Issue on Micromachine Technology)
• Statistical Analysis of Clock Skew Variation in H-Tree Structure(Prediction and Analysis, VLSI Design and CAD Algorithms)
• Delay Library Generation with High Efficiency and Accuracy on the Basis of RSM (Special lssue on SISPAD'99)
• A New Hierarchical RSM for TCAD-Based Device Design in 0.4μm CMOS Development (Special Issue on Microelectronic Test Structure)
• Design Guidelines and Process Quality Improvement for Treatment of Device Variations in an LSI Chip(Microelectronic Test Structures)
• A Parallel Method to Extract Critical Areas of Net Pairs for Diagnosing Bridge Faults
• Impact of Self-Heating in Wire Interconnection on Timing
• An Approach for Reducing Leakage Current Variation due to Manufacturing Variability
• Improvement in Computational Accuracy of Output Transition Time Variation Considering Threshold Voltage Variations
• Proposal of Metrics for SSTA Accuracy Evaluation(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
• On-Chip Thermal Gradient Analysis Considering Interdependence between Leakage Power and Temperature(Simulation and Verification,VLSI Design and CAD Algorithms)
• A Method to Derive SSO Design Rule Considering Jitter Constraint(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design(Prediction and Analysis, VLSI Design and CAD Algorithms)
• Approximation Formula Approach for the Efficient Extraction of On-Chip Mutual Inductances(Parasitics and Noise)(VLSI Design and CAD Algorithms)
• Approximation Formula Approach for the Efficient Extraction of On-Chip Mutual Inductances
• Fast On-Chip Inductance Extraction of VLSI Including Angled Interconnects
• Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation(Interconnect,VLSI Design and CAD Algorithms)
• Wire Length Distribution Model for System LSI(Interconnect, VLSI Design and CAD Algorithms)
• Evaluation of X Architecture Using Interconnect Length Distribution(Interconnect, VLSI Design and CAD Algorithms)
• Circuit Performance Prediction Considering Core Utilization with Interconnect Length Distribution Model(Prediction and Analysis, VLSI Design and CAD Algorithms)
• Optimization Technique of Number of Interconnect Layers and Circuit Area Based on Wire Length Distribution
• Comprehensive Matching Characterization of Analog CMOS Circuits
• Modeling of Reduced Surface Field Laterally Diffused Metal Oxide Semiconductor for Accurate Prediction of Junction Condition on Device Characteristics
• Efficient Dummy Filling Methods to Reduce Interconnect Capacitance and Number of Dummy Metal Fills(Interconnect, VLSI Design and CAD Algorithms)
• A Practical Approach for Efficiently Extracting Interconnect Capacitances with Floating Dummy Fills(VLSI Design Technology and CAD)
• Modeling and Simulation on Degradation of Submicron NMOSFET Current Drive due to Velocity-Saturation Effects (Special Issue on 1993 VLSI Process and Device Modeling Workshop (VPAD93))
• Evaluation of Two-Dimensional Transient Enhanced Diffusion of Phosphorus during Shallow Junction Formation (Special Issue on 1993 VLSI Process and Device Modeling Workshop (VPAD93))
• Concise Modeling of Transistor Variations in an LSI Chip and Its Application to SRAM Cell Sensitivity Analysis
• A Novel Expression of Spatial Correlation by a Random Curved Surface Model and Its Application to LSI Design
• Efficient Large Scale Integration Power/Ground Network Optimization Based on Grid Genetic Algorithm(Power/Ground Network, VLSI Design and CAD Algorithms)
• Practical Redundant-Via Insertion Method Considering Manufacturing Variability and Reliability
• Linear Time Calculation of On-Chip Power Distribution Network Capacitance Considering State-Dependence
• A New LDMOS Transistor Macro-Modeling for Accurately Predicting Bias Dependence of Gate-Overlap Capacitance
• Gate Delay Estimation in STA under Dynamic Power Supply Noise
• Simple Analytical Formulas for Estimating IR-Drops in an Early Design Stage
• Prevention in a Chip of EMI Noise Caused by X'tal Oscillator
• Fast Methods to Estimate Clock Jitter due to Power Supply Noise(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
• Impact of Well Edge Proximity Effect on Timing
• A Non-Iterative Method for Calculating the Effective Capacitance of CMOS Gates with Interconnect Load Effect
• Setup Time, Hold Time and Clock-to-Q Delay Computation under Dynamic Supply Noise

もっと見る 閉じる

スポンサーリンク