Transistor Sizing of LCD Driver Circuit for Technology Migration(Circuit Synthesis,<Special Section>VLSI Design and CAD Algorithms)

スポンサーリンク

概要

• 論文の詳細を見る

• Design automation of LCD driver circuits is not sophisticatedly established. Display fineness of an LCD panel depends on a performance metric, ratio of pixel voltage to video voltage (RPV). However, there are several other important metrics, such as area, and the best circuit cannot be decided uniquely. This paper proposes a design automation technique for a LCD column driver to provide several circuit design results with different performance so that designers can select an appropriate design among them. The proposed technique is evaluated with an actual design data, and experimental results show that the proposed method successfully performs technology migration by transistor sizing. Also, the proposed technique is experimentally verified from points of solution quality and computational time.

• 社団法人電子情報通信学会の論文
• 2007-12-01

著者

• HASHIMOTO Masanori

  Department of Information Systems Engineering, Osaka University

• Shirakawa Isao

  Graduate School Of Applied Informatics University Of Hyogo

• IJICHI Takahito

  Department of Information Systems Engineering, Osaka University

• TAKAHASHI Shingo

  Department of Electrical, Electronic and Communication Engineering, Chuo University

• TSUKIYAMA Shuji

  Department of Electrical, Electronic and Communication Engineering, Chuo University

• Ijichi Takahito

  Department Of Information Systems Engineering Osaka University

• Tsukiyama Shuji

  Chuo Univ. Tokyo Jpn

• Tsukiyama Shuji

  Department Electrical And Electronic Eng. Chuo University

• Hashimoto Masanori

  Osaka Univ. Suita‐shi Jpn

• Hashimoto Masanori

  Department Of Communications And Computer Engineering Kyoto University

• Hashimoto Masanori

  Department Of Breast And Endocrine Surgery University Of Tokyo

関連論文

• Single Chip Implementation of Motion Estimator Dedicated to MPEG2 MP@HL (Special Section on Digital Signal Processing)
• Optimal Termination of On-Chip Transmission-Lines for High-Speed Signaling(Analog Circuits and Related SoC Integration Technologies)
• Interconnect RL Extraction Based on Transfer Characteristics of Transmission-Line(Interconnect,VLSI Design and CAD Algorithms)
• Si-Substrate Modeling toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design(Interconnect,VLSI Design and CAD Algorithms)
• Performance Limitation of On-Chip Global Interconnects for High-Speed Signaling(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
• Representative Frequency for Interconnect R(f)L(f)C Extraction(Parasitics and Noise)(VLSI Design and CAD Algorithms)
• Experimental Study on Cell-Base High-Performance Datapath Design(IP Design)(VLSI Design and CAD Algorithms)
• Experimental Study on Cell-Base High-Performance Datapath Design
• Timing Analysis Considering Spatial Power/Ground Level Variation(Physical Design,VLSI Design and CAD Algorithms)
• A New Statistical Timing Analysis Using Gaussian Mixture Models for Delay and Slew Propagated Together
• Design of Ogg Vorbis Decoder System for Embedded Platform(VLSI Design Technology and CAD, Papers Selected from the 19th Symposium on Signal Processing)
• A Low-Power DSP Core Architecture for Low Bitrate Speech Codec(Special Section on Digital Signal Processing)
• Code Efficiency Evaluation for Embedded Processors(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
• In Vitro Durability of One-bottle Resin Adhesives Bonded to Dentin
• Development of the Cavernous Sinus in the Fetal Period : A Morphological Study
• Analytical Eye-Diagram Model for On-Chip Distortionless Transmission Lines and Its Application to Design Space Exploration
• Timing Analysis Considering Temporal Supply Voltage Fluctuation
• Successive Pad Assignment for Minimizing Supply Voltage Drop(Power/Ground Network, VLSI Design and CAD Algorithms)
• Prediction of Self-Heating in Short Intra-Block Wires
• Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution
• Architecture of IEEE802.11i Cipher Algorithms for Embedded Systems(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
• Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance(Interconnect, VLSI Design and CAD Algorithms)
• Transistor Sizing of LCD Driver Circuit for Technology Migration(Circuit Synthesis,VLSI Design and CAD Algorithms)
• A Sampling Switch Design Procedure for Active Matrix Liquid Crystal Displays(Circuit Synthesis,VLSI Design and CAD Algorithms)
• Real-Time Human Object Extraction Method for Mobile Systems Based on Color Space Segmentation(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Error Detection by Digital Watermarking for MPEG-4 Video Coding(Special Section on Papers Selected from ITC-CSCC 2001)
• An Embedded Zerotree Wavelet Video Coding Algorithm with Reduced Memory Bandwidth
• A VLSI Architecture for Motion Estimation Core Dedicated to H.263 Video Coding(Special Issue on Multimedia, Network, and DRAM LSIs)
• Crosstalk Noise Estimation for Generic RC Trees(Parasitics and Noise)(VLSI Design and CAD Algorithms)
• Effects of On-Chip Inductance on Power Distribution Grid(VLSI Design and CAD Algorithms)
• Increase in Delay Uncertainty by Performance Optimization(Special Section on VLSI Design and CAD Algorithms)
• Statistical Analysis of Clock Skew Variation in H-Tree Structure(Prediction and Analysis, VLSI Design and CAD Algorithms)
• Crosstalk Noise Optimization by Post-Layout Transistor Sizing(Physical Design)(VLSI Design and CAD Algorithms)
• A Performance Prediction of Clock Generation PLLs : A Ring Oscillator Based PLL and an LC Oscillator Based PLL(Integrated Electronics)
• A Power and Delay Optimization Method Using Input Reordering in Cell-Based CMOS Circuits
• Diabetic Mastopathy in an Advanced Elderly Woman with Insulin-Dependent Type 2 Diabetes Mellitus
• Impact of Self-Heating in Wire Interconnection on Timing
• An Approach for Reducing Leakage Current Variation due to Manufacturing Variability
• Improvement in Computational Accuracy of Output Transition Time Variation Considering Threshold Voltage Variations
• Proposal of Metrics for SSTA Accuracy Evaluation(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
• Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation(Interconnect,VLSI Design and CAD Algorithms)
• Repeated Intracerebral Hemorrhage Associated with Impaired Platelet Aggregation : Report of Two Cases
• Surgical Treatment of Endolymphatic Sac Tumor With Adjunctive Stereotactic Radiation Therapy-Case Report-
• Trade-Off Analysis between Timing Error Rate and Power Dissipation for Adaptive Speed Control with Timing Error Prediction
• An Experimental Study on Body-Biasing Layout Style Focusing on Area Efficiency and Speed Controllability
• Area-Efficient Reconfigurable Architecture for Media Processing
• Cellular response to dentin-bonding composite resins with dentin disks using the agar overlay method
• Measurement Circuits for Acquiring SET Pulse Width Distribution with Sub-FO1-Inverter-Delay Resolution
• Implementation of Java Accelerator for High-Performance Embedded Systems(Simulation Acceletor)(VLSI Design and CAD Algorithms)
• A Novel Dynamically Reconfigurable Hardware-based Cipher (特集 システムLSIの設計技術と設計自動化)
• An Algorithm for Generating All The Directed Paths and Its Application
• Venous Angioma:Follow-up Study and Therapeutic Considerations
• A New Algorithm for p-Collection Problem on a Tree-Type Flow Network
• Gate Delay Estimation in STA under Dynamic Power Supply Noise
• An Algorithm to Calculate Correlation Coefficients between Interconnect Delays for Use in Statistical Timing Analysis (VLSI Design Technology and CAD)
• Surgical Strategy for Intracranial Endodermal Cyst : Two Case Reports
• Ruptured Aneurysm Associated With Partially Duplicated Posterior Communicating Artery : Case Report
• Impact of Well Edge Proximity Effect on Timing
• Statistical Timing Analysis Considering Clock Jitter and Skew due to Power Supply Noise and Process Variation
• New Method to Prevent Bladder Dysfunction after Radical Hysterectomy for Uterine Cervical Cancer
• Accuracy Enhancement of Grid-Based SSTA by Coefficient Interpolation
• Quantitative Prediction of On-Chip Capacitive and Inductive Crosstalk Noise and Tradeoff between Wire Cross-Sectional Area and Inductive Crosstalk Effect(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
• Gender Promotion Differences in Economics Departments in Japan : A Semi-Parametric Duration Analysis
• An Algorithm to Position Fictitious Terminals on Borders of Divided Routing Areas (Special Section on VLSI Design and CAD Algorithms)
• Extracting Device-Parameter Variations with RO-Based Sensors
• A Statistical Maximum Algorithm for Gaussian Mixture Models Considering the Cumulative Distribution Function Curve
• Stress Probability Computation for Estimating NBTI-Induced Delay Degradation
• Power Distribution Network Optimization for Timing Improvement with Statistical Noise Model and Timing Analysis
• PVT-induced timing error detection through replica circuits and time redundancy in reconfigurable devices

もっと見る 閉じる

スポンサーリンク