Analytical Eye-Diagram Model for On-Chip Distortionless Transmission Lines and Its Application to Design Space Exploration
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes a closed-form eye-diagram model for on-chip distortionless transmission lines with intentionally inserted shunt conductance. We derive expressions of eye-opening both in voltage and time, by assuming a piece-wise linear waveform model. The model is experimentally verified with various length, shunt conductance and resistive termination. We also apply the proposed model to design space exploration, and demonstrate that the proposed model helps estimate the optimal shunt conductance and resistive termination according to required signaling length and throughput.
- （社）電子情報通信学会の論文
- 2008-12-01
著者
-
Tsuchiya Akira
Department of Communications and Computer Engineering, Kyoto University
-
HASHIMOTO Masanori
Department of Information Systems Engineering, Osaka University
-
Tsuchiya Akira
Department Of Communications And Computer Engineering Kyoto University
-
SIRIPORN Jangsombatsiri
Department of Information Systems Engineering, Osaka University
-
ZHU Haikun
Department of Computer Science and Engineering, University of California
-
CHENG Chung-Kuan
Department of Computer Science and Engineering, University of California
-
Zhu Haikun
Department Of Computer Science And Engineering University Of California
-
Hashimoto Masanori
Department Of Information Systems Engineering Osaka University
-
Hashimoto Masanori
Department Of Communications And Computer Engineering Kyoto University
-
Cheng Chung-kuan
Department Of Computer Science And Engineering University Of California
-
Siriporn Jangsombatsiri
Department Of Information Systems Engineering Osaka University
-
Hashimoto Masanori
Department Of Breast And Endocrine Surgery University Of Tokyo
関連論文
- Effect of Regularity-Enhanced Layout on Variability and Circuit Performance of Standard Cells
- Effect of Regularity-Enhanced Layout on Variability and Circuit Performance of Standard Cells
- Optimal Termination of On-Chip Transmission-Lines for High-Speed Signaling(Analog Circuits and Related SoC Integration Technologies)
- Interconnect RL Extraction Based on Transfer Characteristics of Transmission-Line(Interconnect,VLSI Design and CAD Algorithms)
- Si-Substrate Modeling toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design(Interconnect,VLSI Design and CAD Algorithms)
- Performance Limitation of On-Chip Global Interconnects for High-Speed Signaling(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
- Representative Frequency for Interconnect R(f)L(f)C Extraction(Parasitics and Noise)(VLSI Design and CAD Algorithms)
- C-12-27 Development of Design Process for RF MOSFET Model in the Future Technology
- Low-Power Design of CML Driver for On-Chip Transmission-Lines Using Impedance-Unmatched Driver(Analog Circuits and Related SoC Integration Technologies)
- Experimental Study on Cell-Base High-Performance Datapath Design(IP Design)(VLSI Design and CAD Algorithms)
- Experimental Study on Cell-Base High-Performance Datapath Design
- Timing Analysis Considering Spatial Power/Ground Level Variation(Physical Design,VLSI Design and CAD Algorithms)
- Unruptured pseudoaneurysm of the cystic artery with acute calculous cholecystitis incidentally detected by computed tomography
- In Vitro Durability of One-bottle Resin Adhesives Bonded to Dentin
- Development of the Cavernous Sinus in the Fetal Period : A Morphological Study
- Analytical Eye-Diagram Model for On-Chip Distortionless Transmission Lines and Its Application to Design Space Exploration
- Statistical Gate Delay Model for Multiple Input Switching
- Timing Analysis Considering Temporal Supply Voltage Fluctuation
- Successive Pad Assignment for Minimizing Supply Voltage Drop(Power/Ground Network, VLSI Design and CAD Algorithms)
- Prediction of Self-Heating in Short Intra-Block Wires
- Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution
- Spontaneous Rupture of the Intrahepatic Bile Duct due to Carcinoma of the Ampulla of Vater: A Case Report
- A Case of Obstructive Cholangitis of the Accessory Hepatic Duct Occurring 30 years after a Cholecystectomy
- Transistor Sizing of LCD Driver Circuit for Technology Migration(Circuit Synthesis,VLSI Design and CAD Algorithms)
- A Sampling Switch Design Procedure for Active Matrix Liquid Crystal Displays(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Crosstalk Noise Estimation for Generic RC Trees(Parasitics and Noise)(VLSI Design and CAD Algorithms)
- Effects of On-Chip Inductance on Power Distribution Grid(VLSI Design and CAD Algorithms)
- Increase in Delay Uncertainty by Performance Optimization(Special Section on VLSI Design and CAD Algorithms)
- Statistical Analysis of Clock Skew Variation in H-Tree Structure(Prediction and Analysis, VLSI Design and CAD Algorithms)
- Crosstalk Noise Optimization by Post-Layout Transistor Sizing(Physical Design)(VLSI Design and CAD Algorithms)
- A Performance Prediction of Clock Generation PLLs : A Ring Oscillator Based PLL and an LC Oscillator Based PLL(Integrated Electronics)
- A Power and Delay Optimization Method Using Input Reordering in Cell-Based CMOS Circuits
- Diabetic Mastopathy in an Advanced Elderly Woman with Insulin-Dependent Type 2 Diabetes Mellitus
- Extragonadal germ cell tumor of the prostate associated with Klinefelter's syndrome
- Repeated Intracerebral Hemorrhage Associated with Impaired Platelet Aggregation : Report of Two Cases
- Surgical Treatment of Endolymphatic Sac Tumor With Adjunctive Stereotactic Radiation Therapy-Case Report-
- Accurate Eye Diagram Prediction Based on Step Response and Its Application to Low-Power Equalizer Design
- Trade-Off Analysis between Timing Error Rate and Power Dissipation for Adaptive Speed Control with Timing Error Prediction
- An Experimental Study on Body-Biasing Layout Style Focusing on Area Efficiency and Speed Controllability
- Cellular response to dentin-bonding composite resins with dentin disks using the agar overlay method
- Measurement Circuits for Acquiring SET Pulse Width Distribution with Sub-FO1-Inverter-Delay Resolution
- Development of procedure for modeling MOSFET compatible with ITRS: noise and 1-5 characteristics modeling for RF/analog MOSFET (集積回路)
- Venous Angioma:Follow-up Study and Therapeutic Considerations
- Surgical Strategy for Intracranial Endodermal Cyst : Two Case Reports
- Ruptured Aneurysm Associated With Partially Duplicated Posterior Communicating Artery : Case Report
- Statistical Timing Analysis Considering Clock Jitter and Skew due to Power Supply Noise and Process Variation
- New Method to Prevent Bladder Dysfunction after Radical Hysterectomy for Uterine Cervical Cancer
- Accuracy Enhancement of Grid-Based SSTA by Coefficient Interpolation
- Quantitative Prediction of On-Chip Capacitive and Inductive Crosstalk Noise and Tradeoff between Wire Cross-Sectional Area and Inductive Crosstalk Effect(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
- Surgical Outcome of Blowout Fracture : Early Repair Without Implants and the Usefulness of Balloon Treatment
- Extracting Device-Parameter Variations with RO-Based Sensors
- Stress Probability Computation for Estimating NBTI-Induced Delay Degradation
- Area-Effective Inductive Peaking with Interwoven Inductor for High-Speed Laser-Diode Driver for Optical Communication System
- Power Distribution Network Optimization for Timing Improvement with Statistical Noise Model and Timing Analysis
- PVT-induced timing error detection through replica circuits and time redundancy in reconfigurable devices