Accuracy Enhancement of Grid-Based SSTA by Coefficient Interpolation
スポンサーリンク
概要
- 論文の詳細を見る
Statistical timing analysis for manufacturing variability requires modeling of spatially-correlated variation. Common grid-based modeling for spatially-correlated variability involves a trade-off between accuracy and computational cost, especially for PCA (principal component analysis). This paper proposes to spatially interpolate variation coefficients for improving accuracy instead of fining spatial grids. Experimental results show that the spatial interpolation realizes a continuous expression of spatial correlation, and reduces the maximum error of timing estimates that originates from sparse spatial grids For attaining the same accuracy, the proposed interpolation reduced CPU time for PCA by 97.7% in a test case.
- （社）電子情報通信学会の論文
- 2010-12-01
著者
-
Hashimoto Masanori
Department Of Communications And Computer Engineering Kyoto University
-
Ninomiya Shinyu
Department Of Information Systems Engineering Osaka University
-
Hashimoto Masanori
Department Of Breast And Endocrine Surgery University Of Tokyo
関連論文
- Optimal Termination of On-Chip Transmission-Lines for High-Speed Signaling(Analog Circuits and Related SoC Integration Technologies)
- Interconnect RL Extraction Based on Transfer Characteristics of Transmission-Line(Interconnect,VLSI Design and CAD Algorithms)
- Performance Limitation of On-Chip Global Interconnects for High-Speed Signaling(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
- Experimental Study on Cell-Base High-Performance Datapath Design(IP Design)(VLSI Design and CAD Algorithms)
- Experimental Study on Cell-Base High-Performance Datapath Design
- Timing Analysis Considering Spatial Power/Ground Level Variation(Physical Design,VLSI Design and CAD Algorithms)
- In Vitro Durability of One-bottle Resin Adhesives Bonded to Dentin
- Development of the Cavernous Sinus in the Fetal Period : A Morphological Study
- Analytical Eye-Diagram Model for On-Chip Distortionless Transmission Lines and Its Application to Design Space Exploration
- Timing Analysis Considering Temporal Supply Voltage Fluctuation
- Successive Pad Assignment for Minimizing Supply Voltage Drop(Power/Ground Network, VLSI Design and CAD Algorithms)
- Prediction of Self-Heating in Short Intra-Block Wires
- Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution
- Transistor Sizing of LCD Driver Circuit for Technology Migration(Circuit Synthesis,VLSI Design and CAD Algorithms)
- A Sampling Switch Design Procedure for Active Matrix Liquid Crystal Displays(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Crosstalk Noise Estimation for Generic RC Trees(Parasitics and Noise)(VLSI Design and CAD Algorithms)
- Effects of On-Chip Inductance on Power Distribution Grid(VLSI Design and CAD Algorithms)
- Increase in Delay Uncertainty by Performance Optimization(Special Section on VLSI Design and CAD Algorithms)
- Statistical Analysis of Clock Skew Variation in H-Tree Structure(Prediction and Analysis, VLSI Design and CAD Algorithms)
- Crosstalk Noise Optimization by Post-Layout Transistor Sizing(Physical Design)(VLSI Design and CAD Algorithms)
- A Performance Prediction of Clock Generation PLLs : A Ring Oscillator Based PLL and an LC Oscillator Based PLL(Integrated Electronics)
- A Power and Delay Optimization Method Using Input Reordering in Cell-Based CMOS Circuits
- Diabetic Mastopathy in an Advanced Elderly Woman with Insulin-Dependent Type 2 Diabetes Mellitus
- Repeated Intracerebral Hemorrhage Associated with Impaired Platelet Aggregation : Report of Two Cases
- Surgical Treatment of Endolymphatic Sac Tumor With Adjunctive Stereotactic Radiation Therapy-Case Report-
- Trade-Off Analysis between Timing Error Rate and Power Dissipation for Adaptive Speed Control with Timing Error Prediction
- An Experimental Study on Body-Biasing Layout Style Focusing on Area Efficiency and Speed Controllability
- Cellular response to dentin-bonding composite resins with dentin disks using the agar overlay method
- Measurement Circuits for Acquiring SET Pulse Width Distribution with Sub-FO1-Inverter-Delay Resolution
- Venous Angioma:Follow-up Study and Therapeutic Considerations
- Surgical Strategy for Intracranial Endodermal Cyst : Two Case Reports
- Ruptured Aneurysm Associated With Partially Duplicated Posterior Communicating Artery : Case Report
- Statistical Timing Analysis Considering Clock Jitter and Skew due to Power Supply Noise and Process Variation
- New Method to Prevent Bladder Dysfunction after Radical Hysterectomy for Uterine Cervical Cancer
- Accuracy Enhancement of Grid-Based SSTA by Coefficient Interpolation
- Quantitative Prediction of On-Chip Capacitive and Inductive Crosstalk Noise and Tradeoff between Wire Cross-Sectional Area and Inductive Crosstalk Effect(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
- Extracting Device-Parameter Variations with RO-Based Sensors
- Stress Probability Computation for Estimating NBTI-Induced Delay Degradation
- Power Distribution Network Optimization for Timing Improvement with Statistical Noise Model and Timing Analysis
- PVT-induced timing error detection through replica circuits and time redundancy in reconfigurable devices