An Embedded Zerotree Wavelet Video Coding Algorithm with Reduced Memory Bandwidth
スポンサーリンク
概要
- 論文の詳細を見る
A wavelet based algorithm for scalable video compression is described, with the main focus put on memory bandwidth reduction and efficient VLSI implementation. The proposed algorithm adopts a modified 2-D subband decomposition scheme in conjunction with a partial zerotree search for efficient Embedded Zerotree Wavelet coding. The experiment with the performance of the proposed algorithm in comparison with that of conventional DWT, MPEG-2, and JPEG demonstrates that the image quality of the proposed algorithm is consistently superior to that of JPEG, and our scheme can even outperform MPEG-2 in some cases, although it does not exploit the inter-frame redundancy. In spite of the performance inferiority to the conventional DWT, the proposed algorithm attains significant reduction of DWT memory requirements, enhancing a reasonable balance between implementation cost and image quality.
- 社団法人電子情報通信学会の論文
- 2002-03-01
著者
-
Shirakawa Isao
Graduate School Of Applied Informatics University Of Hyogo
-
Fujita Gen
Osaka University
-
Shirakawa I
Graduate School Of Applied Informatics University Of Hyogo
-
OMAKI Roberto
Synthesis Corporation
-
FUJITA Gen
Information Systems Eng., Graduate School of Osaka University
-
ONOYE Takao
Communications & Computer Eng., Graduate School of Kyoto University
-
SHIRAKAWA Isao
Information Systems Eng., Graduate School of Osaka University
関連論文
- Single Chip Implementation of Motion Estimator Dedicated to MPEG2 MP@HL (Special Section on Digital Signal Processing)
- Design of Ogg Vorbis Decoder System for Embedded Platform(VLSI Design Technology and CAD, Papers Selected from the 19th Symposium on Signal Processing)
- A Low-Power DSP Core Architecture for Low Bitrate Speech Codec(Special Section on Digital Signal Processing)
- Code Efficiency Evaluation for Embedded Processors(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
- A 25kV ESD Proof LDMOSFET with a Turn-on Discharge MOSFET
- A Single Chip Automotive Control LSI Using SOI Bipolar Complimentary MOS Double-Diffused MOS
- A 200V CMOS SOI IC with Field-Plate Trench Isolation for EL Displays
- A Single Chip Automotive Control LSI Using SOI BiCDMOS
- Architecture of IEEE802.11i Cipher Algorithms for Embedded Systems(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
- Transistor Sizing of LCD Driver Circuit for Technology Migration(Circuit Synthesis,VLSI Design and CAD Algorithms)
- A Sampling Switch Design Procedure for Active Matrix Liquid Crystal Displays(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Real-Time Human Object Extraction Method for Mobile Systems Based on Color Space Segmentation(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Object Sharing Scheme for Heterogeneous Environment
- Wireless Digital Video Transmission System Using IEEE802.11b PHY with Error Correction Block Based ARQ Protocol(Special Issue on Mobile Multimedia Communications)
- Error Detection by Digital Watermarking for MPEG-4 Video Coding(Special Section on Papers Selected from ITC-CSCC 2001)
- An Embedded Zerotree Wavelet Video Coding Algorithm with Reduced Memory Bandwidth
- A VLSI Architecture for Motion Estimation Core Dedicated to H.263 Video Coding(Special Issue on Multimedia, Network, and DRAM LSIs)
- Single Chip Implementation of MPEG2 Decoder for HDTV Level Pictures (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- High-Level Synthesis of a Multithreaded Processor for Image Generation
- Area-Efficient Reconfigurable Architecture for Media Processing
- Implementation of Java Accelerator for High-Performance Embedded Systems(Simulation Acceletor)(VLSI Design and CAD Algorithms)
- Implementation of Java Accelerator for High-Performance Embedded Systems
- A Novel Dynamically Reconfigurable Hardware-based Cipher (特集 システムLSIの設計技術と設計自動化)