A Single Chip Automotive Control LSI Using SOI Bipolar Complimentary MOS Double-Diffused MOS

スポンサーリンク

概要

著者

関連論文

Single Chip Implementation of Motion Estimator Dedicated to MPEG2 MP@HL (Special Section on Digital Signal Processing)
Threshold Voltage Control Using Floating Back Gate for Ultra-Thin-Film SOI CMOS
Silicon Wafer Direct Bonding through the Amorphous Layer
Superjunction by Wafer Direct Bonding
Silicon Wafer Direct Bonding without Hydrophilic Native Oxides
Reduced Urination Rate while Drinking Beer with an Unpleasant Taste and Off-flavor
Correlation between the Drinkability of Beer and Gastric Emptying
A 25kV ESD Proof LDMOSFET with a Turn-on Discharge MOSFET
A Single Chip Automotive Control LSI Using SOI Bipolar Complimentary MOS Double-Diffused MOS
A 200V CMOS SOI IC with Field-Plate Trench Isolation for EL Displays
A Single Chip Automotive Control LSI Using SOI BiCDMOS
Architecture of IEEE802.11i Cipher Algorithms for Embedded Systems(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
A Wireless Data System Constructed of SAW-Devices and Its Applications to Medical Cares
Intelligent Power IC with Partial SOI Structure
A Fast Minimum Cost Flow Algorithm for Regenerating Optimal Layout of Functional Cells
Real-Time Human Object Extraction Method for Mobile Systems Based on Color Space Segmentation(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
Object Sharing Scheme for Heterogeneous Environment
Wireless Digital Video Transmission System Using IEEE802.11b PHY with Error Correction Block Based ARQ Protocol(Special Issue on Mobile Multimedia Communications)
Error Detection by Digital Watermarking for MPEG-4 Video Coding(Special Section on Papers Selected from ITC-CSCC 2001)
An Embedded Zerotree Wavelet Video Coding Algorithm with Reduced Memory Bandwidth
A VLSI Architecture for Motion Estimation Core Dedicated to H.263 Video Coding(Special Issue on Multimedia, Network, and DRAM LSIs)
Single Chip Implementation of MPEG2 Decoder for HDTV Level Pictures (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
High-Level Synthesis of a Multithreaded Processor for Image Generation
200 V Rating CMOS Transistor Structure with Intrinsic SOI Substrate
Analysis of Self-Heating in SOI High Voltage MOS Transistor (Special Issue on SOI Devices and Their Process Technologies)
FOREWORD (Special Issue on Synthesis and Verification of Hardware Design)
Performance Estimation at Architecture Level for Embedded Systems(Special Section on VLSI Design and CAD Algorithms)
Low-Power VLSI Implementation by NMOS 4-Phase Dynamic Logic (特集電子システムの設計技術と設計自動化)
Low-Power Scheme of NMOS 4-Phase Dynamic Logic (Special Issue on Integrated Electronics and New System Paradigms)
Parasitic Capacitance Modeling for Non-Planar Interconnects in Liquid Crystal Displays(Parasitics and Noise)(VLSI Design and CAD Algorithms)
Area-Efficient Reconfigurable Architecture for Media Processing
Implementation of Java Accelerator for High-Performance Embedded Systems(Simulation Acceletor)(VLSI Design and CAD Algorithms)
Implementation of Java Accelerator for High-Performance Embedded Systems
A Novel Dynamically Reconfigurable Hardware-based Cipher (特集システムLSIの設計技術と設計自動化)
An Algorithm for Generating All The Directed Paths and Its Application
A Single Chip Automotive Control LSI Using SOI Bipolar Complimentary MOS Double-Diffused MOS

もっと見る

スポンサーリンク