Approximation Formula Approach for the Efficient Extraction of On-Chip Mutual Inductances

スポンサーリンク

概要

論文の詳細を見る
2003-12-01

著者

関連論文

A Universal Equivalent Circuit Model for Ceramic Capacitors
Timing Analysis Considering Temporal Supply Voltage Fluctuation
Successive Pad Assignment for Minimizing Supply Voltage Drop(Power/Ground Network, VLSI Design and CAD Algorithms)
Inter-Layer Screening Length to Electric Field in Thin Graphite Film
Coulomb Blockade Oscillations in Narrow Corrugated Graphite Ribbons
Determination of Interconnect Structural Parameters for Best-and Worst-Case Delays(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
Modeling the Influence of Input-to-Output Coupling Capacitance on CMOS Inverter Delay(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance(Interconnect, VLSI Design and CAD Algorithms)
Modeling the Effective Capacitance of Interconnect Loads for Predicting CMOS Gate Slew(Prediction and Analysis, VLSI Design and CAD Algorithms)
A Novel Model for Computing the Effective Capacitance of CMOS Gates with Interconnect Loads(Nonlinear Theory and its Applications)
Cylindrical Vector Laser Beam Generated by the Use of a Photonic Crystal Mirror
Development of Autocloned Photonic Crystal Devices(Photonic Crystals and Their Device Applications)
Frontiers Related with Automatic Shaping of Photonic Crystals(Special Issue on Advanced Optical Devices for Next Generation Photonic Networks)
Fine Surface Finishing Method for 3-Dimensional Micro Structures (Special Issue on Micromachine Technology)
Delay Library Generation with High Efficiency and Accuracy on the Basis of RSM (Special lssue on SISPAD'99)
A New Hierarchical RSM for TCAD-Based Device Design in 0.4μm CMOS Development (Special Issue on Microelectronic Test Structure)
100 nm-MOSFET Model for Circuit Simulation : Challenges and Solutions(Devices and Circuits for Next Generation Multi-Media Communication Systems)
Design Guidelines and Process Quality Improvement for Treatment of Device Variations in an LSI Chip(Microelectronic Test Structures)
Impact of Self-Heating in Wire Interconnection on Timing
An Approach for Reducing Leakage Current Variation due to Manufacturing Variability
Improvement in Computational Accuracy of Output Transition Time Variation Considering Threshold Voltage Variations
Proposal of Metrics for SSTA Accuracy Evaluation(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
On-Chip Thermal Gradient Analysis Considering Interdependence between Leakage Power and Temperature(Simulation and Verification,VLSI Design and CAD Algorithms)
A Method to Derive SSO Design Rule Considering Jitter Constraint(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design(Prediction and Analysis, VLSI Design and CAD Algorithms)
Approximation Formula Approach for the Efficient Extraction of On-Chip Mutual Inductances(Parasitics and Noise)(VLSI Design and CAD Algorithms)
Approximation Formula Approach for the Efficient Extraction of On-Chip Mutual Inductances
Fast On-Chip Inductance Extraction of VLSI Including Angled Interconnects
Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation(Interconnect,VLSI Design and CAD Algorithms)
Efficient Dummy Filling Methods to Reduce Interconnect Capacitance and Number of Dummy Metal Fills(Interconnect, VLSI Design and CAD Algorithms)
A Practical Approach for Efficiently Extracting Interconnect Capacitances with Floating Dummy Fills(VLSI Design Technology and CAD)
Modeling and Simulation on Degradation of Submicron NMOSFET Current Drive due to Velocity-Saturation Effects (Special Issue on 1993 VLSI Process and Device Modeling Workshop (VPAD93))
Evaluation of Two-Dimensional Transient Enhanced Diffusion of Phosphorus during Shallow Junction Formation (Special Issue on 1993 VLSI Process and Device Modeling Workshop (VPAD93))
Concise Modeling of Transistor Variations in an LSI Chip and Its Application to SRAM Cell Sensitivity Analysis
Measurement of Inner-chip Variation and Signal Integrity By a 90-nm Large-scale TEG
Measurement of Inner-chip Variation and Signal Integrity By a 90-nm Large-scale TEG
Efficient Large Scale Integration Power/Ground Network Optimization Based on Grid Genetic Algorithm(Power/Ground Network, VLSI Design and CAD Algorithms)
100 nm-MOSFET Model for Circuit Simulation : Challenges and Solutions
Linear Time Calculation of On-Chip Power Distribution Network Capacitance Considering State-Dependence

もっと見る

スポンサーリンク