On-Chip Thermal Gradient Analysis Considering Interdependence between Leakage Power and Temperature(Simulation and Verification,<Special Section>VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we propose a methodology for calculating on-chip temperature gradient and leakage power distributions. It considers the interdependence between leakage power and local temperature using a general circuit simulator as a differential equation solver. The proposed methodology can be utilized in the early stages of the design cycle as well as in the final verification phase. Simulation results proved that consideration of the temperature dependence of the leakage power is critically important for achieving reliable physical designs since the conventional temperature analysis that ignores the interdependence underestimates leakage power considerably and may overlook potential thermal runaway.
- 社団法人電子情報通信学会の論文
- 2006-12-01
著者
-
SATO Takashi
Kyoto University
-
HASHIMOTO Masanori
Graduate School of Information Science and Technology, Osaka University
-
SATO Takashi
Integrated Research Institute, Tokyo Institute of Technology
-
Sakata Tsuyoshi
Fujitsu Microelectronics Ltd.
-
Sato T
Photonic Lattice Inc.:niche Tohoku University
-
Masuda Hiroo
Renesas Technology Corp.
-
ONO Nobuto
Jedat Inc.
-
ICHIMIYA Junji
Ricoh Corporation
-
Ichimiya Junji
Ricoh Corporation:(present Office)fujitsu Limited
-
Sato Takashi
Institute Of Physics And Tsukuba Research Center For Interdisciplinary Materials Science University
関連論文
- A Universal Equivalent Circuit Model for Ceramic Capacitors
- Timing Analysis Considering Temporal Supply Voltage Fluctuation
- Successive Pad Assignment for Minimizing Supply Voltage Drop(Power/Ground Network, VLSI Design and CAD Algorithms)
- Analytical Estimation of Path-Delay Variation for Multi-Threshold CMOS Circuits
- 2-Port Modeling Technique for Surface-Mount Passive Components Using Partial Inductance Concept
- One-Shot Voltage-Measurement Circuit Utilizing Process Variation
- Application of Correlation-Based Regression Analysis for Improvement of Power Distribution Network
- Inter-Layer Screening Length to Electric Field in Thin Graphite Film
- Coulomb Blockade Oscillations in Narrow Corrugated Graphite Ribbons
- Determination of Interconnect Structural Parameters for Best-and Worst-Case Delays(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance(Interconnect, VLSI Design and CAD Algorithms)
- A Sampling Switch Design Procedure for Active Matrix Liquid Crystal Displays(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Cylindrical Vector Laser Beam Generated by the Use of a Photonic Crystal Mirror
- Development of Autocloned Photonic Crystal Devices(Photonic Crystals and Their Device Applications)
- Frontiers Related with Automatic Shaping of Photonic Crystals(Special Issue on Advanced Optical Devices for Next Generation Photonic Networks)
- Fine Surface Finishing Method for 3-Dimensional Micro Structures (Special Issue on Micromachine Technology)
- Delay Library Generation with High Efficiency and Accuracy on the Basis of RSM (Special lssue on SISPAD'99)
- A New Hierarchical RSM for TCAD-Based Device Design in 0.4μm CMOS Development (Special Issue on Microelectronic Test Structure)
- Impact of Self-Heating in Wire Interconnection on Timing
- An Approach for Reducing Leakage Current Variation due to Manufacturing Variability
- Improvement in Computational Accuracy of Output Transition Time Variation Considering Threshold Voltage Variations
- Proposal of Metrics for SSTA Accuracy Evaluation(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
- On-Chip Thermal Gradient Analysis Considering Interdependence between Leakage Power and Temperature(Simulation and Verification,VLSI Design and CAD Algorithms)
- A Method to Derive SSO Design Rule Considering Jitter Constraint(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design(Prediction and Analysis, VLSI Design and CAD Algorithms)
- Approximation Formula Approach for the Efficient Extraction of On-Chip Mutual Inductances(Parasitics and Noise)(VLSI Design and CAD Algorithms)
- Approximation Formula Approach for the Efficient Extraction of On-Chip Mutual Inductances
- Fast On-Chip Inductance Extraction of VLSI Including Angled Interconnects
- Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation(Interconnect,VLSI Design and CAD Algorithms)
- Efficient Dummy Filling Methods to Reduce Interconnect Capacitance and Number of Dummy Metal Fills(Interconnect, VLSI Design and CAD Algorithms)
- A Practical Approach for Efficiently Extracting Interconnect Capacitances with Floating Dummy Fills(VLSI Design Technology and CAD)
- Modeling and Simulation on Degradation of Submicron NMOSFET Current Drive due to Velocity-Saturation Effects (Special Issue on 1993 VLSI Process and Device Modeling Workshop (VPAD93))
- Evaluation of Two-Dimensional Transient Enhanced Diffusion of Phosphorus during Shallow Junction Formation (Special Issue on 1993 VLSI Process and Device Modeling Workshop (VPAD93))
- Concise Modeling of Transistor Variations in an LSI Chip and Its Application to SRAM Cell Sensitivity Analysis
- Area-Efficient Reconfigurable Architecture for Media Processing
- Linear Time Calculation of On-Chip Power Distribution Network Capacitance Considering State-Dependence
- Physical design challenges to nano-CMOS circuits