A Universal Equivalent Circuit Model for Ceramic Capacitors

スポンサーリンク

概要

• 論文の詳細を見る

• A physics-based equivalent circuit model of the ceramic capacitor is proposed, which can reproduce frequency characteristics of its impedance including the often observed yet hitherto physically unexplained kinks appearing above the primary series resonance frequency. The model can also account for parasitic effects of external inductances. In order to efficiently analyze and gain engineering insight into ceramic capacitors with a large number of metallic laminae, a two-dimensional method of moments is developed that treats the laminar structure as a uniform, effective medium. It turns out that the primary resonance and the kinks can be well understood and modeled by a lossy transmission line stub with a drastic wavelength reduction. The capacitor model is completed by adding components describing the skin effect and external inductances. The modeled impedance stays within a 4% margin of error up to 5GHz. The proposed model could greatly improve the accuracy of power distribution network simulation.

• （社）電子情報通信学会の論文
• 2010-03-01

著者

• Masu K

  Research Institute Of Electrical Communication Tohoku University

• Masu Kazuya

  Integrated Research Institute

• Amakawa Shuhei

  Integrated Research Institute Tokyo Institute Of Technology

• YAMANAGA Koh

  Integrated Research Institute, Tokyo Institute of Technology

• SATO Takashi

  Kyoto University

• Tanoi Satoru

  東工大

• Amakawa Shuhei

  東工大

• Masu Kazuya

  東工大

• Yamada Kenta

  Nec Electronics Corp. Kawasaki‐shi Jpn

• SATO Takashi

  Graduate School of Informatics, Kyoto University

• Yamanaga Koh

  Integrated Research Institute Tokyo Institute Of Technology

• Sato Takashi

  Graduate School Of Informatics Kyoto University

• Masu Kazuya

  Solutions Research Laboratory Tokyo Institute Of Technology

関連論文

• Wide-band, high linear low noise amplifier design in 0.18um CMOS technology
• Lower Boundary of Supply Voltage in Digital ULSI Based on the Communication Theory
• Low Power Current-Cut Switched-Current Matched Filter for CDMA (Special Issue on Low-Power High-Performance VLSI Processors and Technologies)
• Novel Low-Power Switched-Current Matched Filter for Direct-Sequence Code-Division-Multiple-Access Wireless Communication
• Full-Duplex Asynchronous Spread Spectrum Modem Using a SAW Convolver for 2.4-GHz Wireless LAN (Special Issue on Personal, Indoor and Mobile Radio Communications)
• A Universal Equivalent Circuit Model for Ceramic Capacitors
• Layout-Aware Compact Model of MOSFET Characteristics Variations Induced by STI Stress
• C-12-43 CMOS Power Amplifier in 65nm Technology
• C-12-37 CMOS Inverter-based Wideband LNA in 65nm Technology
• Timing Analysis Considering Temporal Supply Voltage Fluctuation
• Successive Pad Assignment for Minimizing Supply Voltage Drop(Power/Ground Network, VLSI Design and CAD Algorithms)
• An Evaluation Method of the Number of Monte Carlo STA Trials for Statistical Path Delay Analysis
• Analytical Estimation of Path-Delay Variation for Multi-Threshold CMOS Circuits
• 2-Port Modeling Technique for Surface-Mount Passive Components Using Partial Inductance Concept
• A Time-Slicing Ring Oscillator for Capturing Time-Dependent Delay Degradation and Power Supply Voltage Fluctuation
• One-Shot Voltage-Measurement Circuit Utilizing Process Variation
• Application of Correlation-Based Regression Analysis for Improvement of Power Distribution Network
• Reconfigurable RF CMOS Circuit for Cognitive Radio
• A High-Efficiency CMOS Class-B Push-Pull Power Amplifier for Code-Division-Multiple-Access Cellular System
• Aluminum Chemical Vapor Deposition Technology for High Deposition Rate and Surface Morphology Improvement
• Crystallographic Structures and Parasitic Resistances of Self-Aligned Silicide TiSi_2/Self-Aligned Nitrided Barrier Layer/Selective Chemical Vapor Deposited Aluminum in Fully Self-Aligned Metallization Metal Oxide Semiconductor Field-Effect Transistor
• Self-Aligned 10-nm Barrier Layer Formation Technology for Fully Self-Aligned Metallization Metal-Oxide-Semiconductor Field-Effect-Transistor
• Self-Aligned 10-nm Barrier Layer Formation Technology for Fully Self-Aligned Metallization MOSFET
• Possible Involvement of Photosynthetic Supply in Changes of Nodule Characteristics of Hypernodulating Soybeans
• Determination of Leghemoglobin Components and Xylem Sap Composition by Capillary Electrophoresis in Hypernodulation Soybean Mutants Cultivated in the Field
• Tunable CMOS LNA Using a Variable Inductor for a Reconfigurable RF Circuit
• A 0.49-6.50GHz Wideband LC-VCO with High-IRR in a 180nm CMOS Technology
• Accurate Modeling Method for Cu Interconnect
• Statistical Corner Conditions of Interconnect Delay (Corner LPE Specifications)
• A Robust Embedded Ladder-Oxide/Cu Multilevel Interconnect Technology for 0.13μm Complementary Metal Oxide Semiconductor Generation
• Novel Low-Power Switched Current Matched Filter for DS-CDMA Wireless Communication
• Cylindrical Vector Laser Beam Generated by the Use of a Photonic Crystal Mirror
• Development of Autocloned Photonic Crystal Devices(Photonic Crystals and Their Device Applications)
• Frontiers Related with Automatic Shaping of Photonic Crystals(Special Issue on Advanced Optical Devices for Next Generation Photonic Networks)
• Fine Surface Finishing Method for 3-Dimensional Micro Structures (Special Issue on Micromachine Technology)
• Copulation and male calling in the swift moth, Endoclita excrescens (Butler)(Lepidoptera: Hepialidae)
• Dusk mating flight in the swift moth, Endoclita excrescens (Butler) (Lepidoptera: Hepialidae)
• In-Situ Counting of Process-Induced Particles
• Particle Counting in Semiconductor Processing Gas and Apparatus with a New Flow-Cell-Type Laser Particle Counter
• Single Crystallization of Aluminum on SiO_2 by Thermnal Annealing and Observation with Scanning μ-RHEED Microscope
• Development of Scanning μ-RHEED Microscopy for Imaging Polycrystal Grain Structure in LSI (SOLID STATE DEVICES AND MATERIALS 1)
• High-Rate Deposition of High-Quality Silicon Nitride Film at Room Temperature by Quasi-Remote Plasma Chemical Vapor Deposition
• Improvement of Variable Ratio of On-Chip Variable Inductors Using Side Shield
• A Large Variable Ratio On-Chip Inductor with Spider Legs Shield
• Small-Area Inductor for Silicon CMOS Chips
• Wide Tuning Range LC-VCO Using Variable Inductor for Reconfigurable RF Circuit(Analog Circuit Techniques and Related Topics)
• Small Area Snake Inductor on Si RF CMOS Chip
• On-chip Spiral Inductors Integrated with Wafer-Level Package
• Identification of Long Needle Crystals and Distribution of Oxalate Salts in Narcissus cv. 'Garden Giant'
• Impact of Self-Heating in Wire Interconnection on Timing
• An Approach for Reducing Leakage Current Variation due to Manufacturing Variability
• Improvement in Computational Accuracy of Output Transition Time Variation Considering Threshold Voltage Variations
• Proposal of Metrics for SSTA Accuracy Evaluation(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
• On-Chip Thermal Gradient Analysis Considering Interdependence between Leakage Power and Temperature(Simulation and Verification,VLSI Design and CAD Algorithms)
• A Method to Derive SSO Design Rule Considering Jitter Constraint(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design(Prediction and Analysis, VLSI Design and CAD Algorithms)
• Approximation Formula Approach for the Efficient Extraction of On-Chip Mutual Inductances(Parasitics and Noise)(VLSI Design and CAD Algorithms)
• Approximation Formula Approach for the Efficient Extraction of On-Chip Mutual Inductances
• Fast On-Chip Inductance Extraction of VLSI Including Angled Interconnects
• In Situ Observation of Electromigration in Cu Film Using Scanning μ-Reflection High-Energy Electron Diffraction Microscope
• Planarized Deposition of High-Quality Silicon Dioxide Film by Photoassisted Plasma CVD at 300℃ Using Tetraethyl Orthosilicate
• Evaluation of LaB_6 Thin Film as Low-Work-Function Gate for MOSFET Operated at Low Temperature
• Silicon Nitride Films with Low Hydrogen Content, Low Stress, Low Damage and Stoichiometric Composition by Photo-Assisted Plasma CVD
• Temperature-Scaling Theory for Low-Temperature-Operated MOSFET with Deep-Submicron Channel : Semiconductors and Semiconductor Devices
• Pyrolysis and Photolysis of Trimethylaluminum
• C-12-23 A Study of Inverter-based RF CMOS Low Noise Amplifier Scalability in CMOS Process
• C-2-82 Broadside 3-dB Tandem Coupler Using WLP Technology for 60 GHz Applications
• Low-Loss Distributed Constant Passive Devices Using Wafer-Level Chip Scale Package Technology(Microwaves, Millimeter-Waves)
• On-Chip Yagi Antenna for Wireless Signal Transmission in Stacked MCP
• Zero-Crosstalk Bus Line Structure for Global Interconnects in Si Ultra Large Scale Integration
• RF Passive Components Using Metal Line on Si CMOS(Analog Circuit and Device Technologies)
• Zero-Crosstalk Bus Line Structure for Global Interconnects in Si ULSI
• Twisted Differential Transmission Line Structure for Global Interconnect in Si LSI
• High-Speed Transmission Circuit for Micro Network on Si ULSI
• Twisted Differential Transmission Line Structure for EMI Noise Reduction at Global Interconnect in Si LSI
• High Density Differential Transmission Line Structure on Si ULSI(Analog Circuit and Device Technologies)
• Statistical Modeling of a Via Distribution for Yield Estimation(Interconnect,VLSI Design and CAD Algorithms)
• Wire Length Distribution Model for System LSI(Interconnect, VLSI Design and CAD Algorithms)
• Evaluation of X Architecture Using Interconnect Length Distribution(Interconnect, VLSI Design and CAD Algorithms)
• Circuit Performance Prediction Considering Core Utilization with Interconnect Length Distribution Model(Prediction and Analysis, VLSI Design and CAD Algorithms)
• RF Attenuation Characteristics for In Vivo Wireless Healthcare Chip
• Optimization Technique of Number of Interconnect Layers and Circuit Area Based on Wire Length Distribution
• in-vivo Wireless Communication System for Bio MEMS Sensors
• 2.4--10 GHz Low-Noise Injection-Locked Ring Voltage Controlled Oscillator in 90 nm Complementary Metal Oxide Semiconductor
• Equivalent Circuit Model for On-Chip Variable Inductor
• Chip-Level Performance Maximization Using ASIS (Application-Specific Interconnect Structure) Wiring Design Concept for 45nm CMOS Generation(Device,Low-Power, High-Speed LSIs and Related Technologies)
• Design of On-Chip High Speed Interconnect on Complementary Metal Oxide Semiconductor 180 nm Technology
• Identification of a potent immunostimulatory oligodeoxynucleotide from Streptococcus thermophilus lacZ
• Linear Time Calculation of On-Chip Power Distribution Network Capacitance Considering State-Dependence
• RF CMOS Integrated Circuit : History, Current Status and Future Prospects
• Matched Filter Type SET Circuit for Room Temperature Operation
• Reliability of Single Electron Transistor Circuits Based on E_b/N_0-Bit Error Rate Characteristics
• Low-Temperature Metal-Oxide-Semiconductor Field-Effect Transistor Operation by Temperature Scaling Theory
• RF Signal Generator Based on Time-to-Analog Converter in 0.18 μm Complementary Metal Oxide Semiconductor
• An Inverter-Based Wideband Low-Noise Amplifier in 40nm Complementary Metal Oxide Semiconductor (Special Issue : Solid State Devices and Materials (2))
• An Inductorless Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS (集積回路)
• On-Chip Yagi–Uda Antenna for Horizontal Wireless Signal Transmission in Stacked Multi Chip Packaging
• Radio Frequency Micro Electro Mechanical Systems Inductor Configurations for Achieving Large Inductance Variations and High $Q$-factors
• Optimization Methodology of Layer Numbers with Circuit/Process Co-Design
• Physical design challenges to nano-CMOS circuits

もっと見る 閉じる

スポンサーリンク