RF Attenuation Characteristics for In Vivo Wireless Healthcare Chip

スポンサーリンク

概要

• 論文の詳細を見る
• Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
• 2005-07-15

著者

• Masu Kazuya

  Precision And Intelligence Laboratory Tokyo Institute Of Technology

• Okada Kenichi

  Integrated Research Institute Tokyo Institute Of Technology

• OKADA Kenichi

  Precision and Intelligence Laboratory, Tokyo Institute of Technology

• Horiike Yasuhiro

  National Inst. For Materials Sci. Ibaraki Jpn

• Horiike Yasuhiro

  Biomaterials Center National Institute For Materials Science

• Yamada Tomohiro

  Precision And Intelligence Laboratory Tokyo Institute Of Technology

• Oki Akio

  Biomaterials Center National Institute For Materials Science

• Uezono Takumi

  Integrated Research Institute Tokyo Institute Of Technology

• UEZONO Takumi

  Precision and Intelligence Laboratory, Tokyo Institute of Technology

• Masu Kazuya

  Solutions Research Laboratory Tokyo Institute Of Technology

• Okada Kenichi

  Tokyo Inst. Of Technol. Yokohama‐shi Jpn

• Horiike Yasuhiro

  Development Of Material Science School Of Engineering University Of Tokyo

• Horiike Yasuhiro

  World Premier International (wpi) Research Center Initiative International Center For Materials Nano

関連論文

• Variable RF Inductor on Si CMOS Chip
• Floating Potential in Negative-Ion-Containing Plasma
• A Study on Mechanism of Chemical Mechanical Polishing on Al and Cu Surfaces Employing In-situ Infrared Spectroscopy
• A Universal Equivalent Circuit Model for Ceramic Capacitors
• Layout-Aware Compact Model of MOSFET Characteristics Variations Induced by STI Stress
• C-12-43 CMOS Power Amplifier in 65nm Technology
• Analytical Estimation of Path-Delay Variation for Multi-Threshold CMOS Circuits
• 2-Port Modeling Technique for Surface-Mount Passive Components Using Partial Inductance Concept
• A Time-Slicing Ring Oscillator for Capturing Time-Dependent Delay Degradation and Power Supply Voltage Fluctuation
• One-Shot Voltage-Measurement Circuit Utilizing Process Variation
• Application of Correlation-Based Regression Analysis for Improvement of Power Distribution Network
• Reconfigurable RF CMOS Circuit for Cognitive Radio
• Tunable CMOS LNA Using a Variable Inductor for a Reconfigurable RF Circuit
• A 0.49-6.50GHz Wideband LC-VCO with High-IRR in a 180nm CMOS Technology
• In-Situ Observation of Oxygen Exposed Hydrogen Terminated Silicon Surfaces
• Selective Processing of Individual Carbon-Nanotubes Using Atomic Force Microscopy Installed in Transmission Electron Microscope
• Sheath Width in Negative-Ion-Containing Plasma
• Emissive Probe Study of CF_4/H_2 Etching Plasma
• Improvement of Variable Ratio of On-Chip Variable Inductors Using Side Shield
• A Large Variable Ratio On-Chip Inductor with Spider Legs Shield
• Small-Area Inductor for Silicon CMOS Chips
• Wide Tuning Range LC-VCO Using Variable Inductor for Reconfigurable RF Circuit(Analog Circuit Techniques and Related Topics)
• Small Area Snake Inductor on Si RF CMOS Chip
• On-chip Spiral Inductors Integrated with Wafer-Level Package
• Integrated DNA Purification and Detection Device for Diagnosis of Infection Diseases
• DNA Size Separation Employing Quartz Nano-Pillars with Different Allocations
• Development of Clinical Chips for Home Medical Diagnostics
• C-2-82 Broadside 3-dB Tandem Coupler Using WLP Technology for 60 GHz Applications
• Low-Loss Distributed Constant Passive Devices Using Wafer-Level Chip Scale Package Technology(Microwaves, Millimeter-Waves)
• On-Chip Yagi Antenna for Wireless Signal Transmission in Stacked MCP
• Zero-Crosstalk Bus Line Structure for Global Interconnects in Si Ultra Large Scale Integration
• RF Passive Components Using Metal Line on Si CMOS(Analog Circuit and Device Technologies)
• Zero-Crosstalk Bus Line Structure for Global Interconnects in Si ULSI
• Twisted Differential Transmission Line Structure for Global Interconnect in Si LSI
• High-Speed Transmission Circuit for Micro Network on Si ULSI
• Twisted Differential Transmission Line Structure for EMI Noise Reduction at Global Interconnect in Si LSI
• Statistical Modeling of a Via Distribution for Yield Estimation(Interconnect,VLSI Design and CAD Algorithms)
• Wire Length Distribution Model for System LSI(Interconnect, VLSI Design and CAD Algorithms)
• Evaluation of X Architecture Using Interconnect Length Distribution(Interconnect, VLSI Design and CAD Algorithms)
• Circuit Performance Prediction Considering Core Utilization with Interconnect Length Distribution Model(Prediction and Analysis, VLSI Design and CAD Algorithms)
• RF Attenuation Characteristics for In Vivo Wireless Healthcare Chip
• Optimization Technique of Number of Interconnect Layers and Circuit Area Based on Wire Length Distribution
• in-vivo Wireless Communication System for Bio MEMS Sensors
• 2.4--10 GHz Low-Noise Injection-Locked Ring Voltage Controlled Oscillator in 90 nm Complementary Metal Oxide Semiconductor
• GHz Clock Distribution Using Transmission Line Interconnect and CMOS Differential Driver Circuit in Si ULSI
• Interconnect Length Distribution in Si System ULSI
• One-Chip Integration of the Rapid Diagnosis Infectious Disease Chip Based on New Phenomena of DNA Trap and Denature in Nano-Gaps
• Equivalent Circuit Model for On-Chip Variable Inductor
• In Vivo Batteryless Wireless Communication System for Bio-MEMS Sensors
• Damage-Free Flattening Technology of Large Scale Si Wafer Employing Localized SF6/H2 Downstream Plasma
• Reactive Ion Beam Etching of SiO_2 and Poly-Si Employing C_2F_6, SiF_4 and BF_3 Gases
• Linear Time Calculation of On-Chip Power Distribution Network Capacitance Considering State-Dependence
• Grafting Poly(ethylene glycol) to a Glass Surface via a Photocleavable Linker for Light-induced Cell Micropatterning and Cell Proliferation Control
• KrF Excimer Laser Projection Lithography: 0.35μm Minimum Space VLSI Pattern Fabrication by a Tri-Level Resist Process
• A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
• Small-Area Inductor for Silicon CMOS Chips
• RF CMOS Integrated Circuit : History, Current Status and Future Prospects
• Gas Residence Time Effects on Plasma Parameters: Comparison between Ar and C4F8
• Droplet device for immunoassay detection
• Si and SiO_2 Etching Characteristics Using Reactive Ion Etching with CF_4-Cl_2 Gas Mixture
• A Portable Biochemical Analysis System Integrated with Microcapillary Electrophoresis and Microplasma Emission Spectroscopy
• PREFACE
• Application of Photoexcited Reaction to VLSI Process (Special Issue on Opto-Electronics and LSI)
• Si and SiO_2 Etching Characteristics by Fluorocarbon Ion Beam
• Eigenmode Analysis of Propagation Constant for a Microstrip Line with Dummy Fills on a Si CMOS Substrate
• Healthcare Chip Based on Integrated Electrochemical Sensors Used for Clinical Diagnostics of Bun
• An Inductorless Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS (集積回路)
• 0.1V 13GHz Transformer-Based Quadrature Voltage-Controlled Oscillator with a Capacitor Coupling Technique in 90nm Complementary Metal Oxide Semiconductor (Special Issue : Solid State Devices and Materials (2))
• RF signal generator using time domain harmonic suppression technique in 90nm CMOS
• A Three-Stage Inverter-Based Stacked Power Amplifier in 65 nm Complementary Metal Oxide Semiconductor Process
• A Study of Digitally Controllable Radio Frequency Micro Electro Mechanical Systems Inductor
• Planar Solenoidal Inductor in Radio Frequency Micro-Electro-Mechanical Systems Technology for Variable Inductor with Wide Tunable Range and High Quality Factor
• 1.2--17.6 GHz Ring-Oscillator-Based Phase-Locked Loop with Injection Locking in 65 nm Complementary Metal Oxide Semiconductor
• An Inverter-Based Wideband Low-Noise Amplifier in 40 nm Complementary Metal Oxide Semiconductor
• Injection-locked fractional frequency multiplier with automatic reference pulse-selection technique
• On-Chip Yagi–Uda Antenna for Horizontal Wireless Signal Transmission in Stacked Multi Chip Packaging
• A Ring-VCO-Based Injection-Locked Frequency Multiplier with Novel Pulse Generation Technique in 65nm CMOS
• An Inductorless Phase-Locked Loop with Pulse Injection Locking Technique in 90nm CMOS
• Optimization Methodology of Layer Numbers with Circuit/Process Co-Design
• Equivalent Circuit Analysis of RF-Integrated Inductors with/without Ferromagnetic Material
• One-Chip Integration of Rapid Diagnosis Infectious-Disease Chip Based on New Phenomena of DNA Trap and Denature in Nanogaps
• Integrated DNA Purification and Detection Device for Diagnosis of Infectious Disease
• Variable RF Inductor on Si CMOS Chip
• On-Chip Variable Inductor Using Microelectromechanical Systems Technology
• Fractionally Injection-Locked Frequency Multiplication Technique with Multi-Phase Ring Voltage-Controlled Oscillator
• In Vivo Batteryless Wireless Communication System for Bio-MEMS Sensors
• Improvement of Variable Ratio of On-Chip Variable Inductors Using Side Shield
• Twisted Differential Transmission Line Structure for Global Interconnect in Si LSI
• C-12-11 Indutors and Transformers on 65 nm CMOS Technology for 60 GHz Applications
• Fabrication and Characterization of Quartz Nanopillars for DNA Separation by Size
• Fractionally Injection-Locked Frequency Multiplication Technique with Multi-Phase Ring Voltage-Controlled Oscillator (Special Issue : Solid State Devices and Materials)
• C-12-21 Crossing Transmission Line Modeling Using Two-port Measurements
• C-12-23 A1.8 GHz, 2.2 Watt Fully Integrated CMOS Power Amplifier
• A Ring-VCO-Based Injection-Locked Frequency Multiplier with Novel Pulse Generation Technique in 65nm CMOS

もっと見る 閉じる

スポンサーリンク