A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio

スポンサーリンク

概要

• 論文の詳細を見る

• A wideband, low noise, and highly linear transmitter for multi-mode radio is presented. Envelope injection scheme with a CMOS amplifier is developed to obtain sufficient linearity for complex modulation schemes such as OFDM, and to achieve low noise for concurrent operation of more than one standard. Active matching technique with doubly terminated LPF topology is also presented to realize wide bandwidth, low power consumption, and to eliminate off-chip components without increasing die area. A multi-mode transmitter is implemented in a 0.13µm CMOS technology with an active area of 1.13mm2. Third-order intermodulation product is improved by 17dB at -3dBm output by the envelope injection scheme. The transmitter achieves EVM of less than -29.5dB at -3dBm output from 0.2 to 7.2GHz while consuming only 69mW. The transmitter is also tested with multiple standards of UMTS, 802.11b, WiMax, 802.11a, and 802.11n, and satisfies EVM, ACLR, and spectrum specifications.

• 2011-02-01

著者

• KOUSAI Shouhei

  Toshiba

• MIYASHITA Daisuke

  Toshiba

• WADATSUMI Junji

  Toshiba

• ITO Rui

  Toshiba

• SEKIGUCHI Takahiro

  Toshiba

• HAMADA Mototsugu

  Toshiba

• OKADA Kenichi

  Tokyo Institute of Technology

• Ito Rui

  Corporate Research & Development Center Toshiba Corporation

• Okada Kenichi

  Tokyo Inst. Of Technol. Yokohama‐shi Jpn

関連論文

• A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
• A Fast f_c Automatic Tuning Circuit with Wide Tuning Range for WCDMA Direct Conversion Receiver Systems(Analog Circuits and Related SoC Integration Technologies)
• A Direct Conversion Receiver for W-CDMA Reducing Current Consumption to 31 mA(RF, Analog Circuit and Device Technologies)
• Phase Compensation Technique for a Low-Power Transconductor(Building Block, Analog Circuit and Device Technologies)
• Module-Wise Dynamic Voltage and Frequency Scaling for a 90nm H.264/MPEG-4 Codec LSI (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
• A Novel Automatic Quality Factor Tuning Scheme for a Low-Power Wideband Active-RC Filter
• A Triple-Band WCDMA Direct Conversion Receiver IC with Reduced Number of Off-Chip Components and Digital Baseband Control Signals
• C-2-82 Broadside 3-dB Tandem Coupler Using WLP Technology for 60 GHz Applications
• Statistical Modeling of a Via Distribution for Yield Estimation(Interconnect,VLSI Design and CAD Algorithms)
• Wire Length Distribution Model for System LSI(Interconnect, VLSI Design and CAD Algorithms)
• Evaluation of X Architecture Using Interconnect Length Distribution(Interconnect, VLSI Design and CAD Algorithms)
• Circuit Performance Prediction Considering Core Utilization with Interconnect Length Distribution Model(Prediction and Analysis, VLSI Design and CAD Algorithms)
• RF Attenuation Characteristics for In Vivo Wireless Healthcare Chip
• Optimization Technique of Number of Interconnect Layers and Circuit Area Based on Wire Length Distribution
• in-vivo Wireless Communication System for Bio MEMS Sensors
• A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
• Eigenmode Analysis of Propagation Constant for a Microstrip Line with Dummy Fills on a Si CMOS Substrate
• A -104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter
• A-104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter
• A -70dBm-Sensitivity 522Mbps 0.19nJ/bit-TX 0.43nJ/bit-RX Transceiver for TransferJet™ SoC in 65nm CMOS
• C-12-21 Crossing Transmission Line Modeling Using Two-port Measurements

もっと見る 閉じる

スポンサーリンク