Phase Compensation Technique for a Low-Power Transconductor(Building Block, <Special Section>Analog Circuit and Device Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
In a direct conversion receiver for mobile communication, it is important to reduce power dissipation. Because a low pass filter in a direct conversion receiver must suppress adjacent channel signals, a high order and high power dissipation is often required in the low pass filter. We propose a new phase compensation technique suitable for a low power transconductor used in a G_mC filter as a low pass filter. The new phase compensation technique reduces 10% of power dissipation.
- 社団法人電子情報通信学会の論文
- 2005-06-01
著者
-
ITO Rui
Toshiba
-
Iida T
Pioneer Corp. Saitama Jpn
-
Arai Tadashi
Semiconductor Campany Toshiba Corporation
-
Ito Rui
Corporate Research & Development Center Toshiba Corporation
-
ITAKURA Tetsuro
Corporate Research & Development Center, Toshiba Corporation
-
Itakura Tetsuro
Toshiba Corp. Kawasaki‐shi Jpn
-
Itakura Tetsuro
Corporate Research & Developmentcenter Toshiba Corporation
-
Arai Tadashi
Semiconductor Company Toshiba Corporation
-
Arai Tadashi
Toshiba Corp. Yokohama‐shi Jpn
-
Arai T
Semiconductor Campany Toshiba Corporation
関連論文
- BD-Type Write-Once Disk with Pollutant-Free Material and Starch Substrate
- Performance of an Electron Beam Recorder for Disk Mastering (Invited Paper)
- A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
- A Fast f_c Automatic Tuning Circuit with Wide Tuning Range for WCDMA Direct Conversion Receiver Systems(Analog Circuits and Related SoC Integration Technologies)
- A Direct Conversion Receiver for W-CDMA Reducing Current Consumption to 31 mA(RF, Analog Circuit and Device Technologies)
- Phase Compensation Technique for a Low-Power Transconductor(Building Block, Analog Circuit and Device Technologies)
- Phase Compensation Techniques for Low-Power Operational Amplifiers
- Fully Differential Direct-Conversion Receiver for W-CDMA Reducing DC-Offset Variation(Analog Circuit and Device Technologies)
- A Novel Automatic Quality Factor Tuning Scheme for a Low-Power Wideband Active-RC Filter
- 1.9 GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems (Special Issue on Microwave Devices for Mobile Communications)
- High-Density Groove Mastering Using an Electron Beam Recorder and Plasma Etching Process
- A 1.2-V, 12-bit, 200MSample/s Current-Steering D/A Converter in 90-nm CMOS(Analog Circuit Techniques and Related Topics)
- Electron Beam Recording beyond 200Gbit/in^2 Density for Next Generation Optical Disk Mastering
- A Triple-Band WCDMA Direct Conversion Receiver IC with Reduced Number of Off-Chip Components and Digital Baseband Control Signals
- A Low-Power Low-Noise Clock Signal Generator for Next-Generation Mobile Wireless Terminals
- A 2-V_ Linear Input-Range Fully Balanced CMOS Transconductor and Its Application to a 2.5-V 2.5-MHz Gm-C LPF
- Low Output Offset,8-bit Signal Driver ICs for XGA/SVGA TFT-LCDs (特集高性能アナログ電子回路)
- A Simple Modeling Technique for Symmetric Inductors(Devices and Circuits for Next Generation Multi-Media Communication Systems)
- A Direct Conversion Receiver Adopting Balanced Three-Phase Analog System
- Design of Fully Balanced Analog Systems Based on Ordinary and/or Modified Single-Ended Opamps (Special Section on Analog Circuit Techniques and Related Topics)
- 55-mW, 1.2-V, 12-bit, 100-MSPS Pipeline ADCs for Wireless Receivers
- 1.2V, 24mW/ch, 10bit, 80MSample/s Pipelined A/D Converters
- Low-Power Design of 10-bit 80-MSPS Pipeline ADCs(Analog Signal Processing)
- A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
- A 0.9V 1.5mW Continuous-Time ΔΣ Modulator for W-CDMA(Analog Circuit Techniques and Related Topics)
- A Two-Gain-Stage Amplifier without an On-Chip Miller Capacitor in an LCD Driver IC
- A 380-MHz CMOS Linear-in-dB Variable Gain Amplifier with Gain Compensation Techniques for CDMA Systems
- A Gm-C Filter Using Multiple-Output Linearized Transconductors(Analog Circuit Techniques and Related Topics)
- A 380-MHz CMOS Linear-in-dB Variable Gain Amplifier with Gain Compensation Techniques for CDMA Systems(Devices and Circuits for Next Generation Multi-Media Communication Systems)
- A 2-GHz Down-Converter with 3-dB Bandwidth of 600 MHz Using LO Signal Suppressing Output Buffer(Special Section on Analog Circuit Techniques and Related Topics)
- A 36-mW 1.5-GS/s 7-Bit Time-Interleaved SAR ADC Using Source Follower Based Track-and-Hold Circuit in 65-nm CMOS