A Novel Automatic Quality Factor Tuning Scheme for a Low-Power Wideband Active-RC Filter
スポンサーリンク
概要
- 論文の詳細を見る
A novel automatic quality factor (Q) tuning scheme for an low-power and wideband active-RC filter is presented. Although Q-tuning is effective to reduce the power consumption of wideband active-RC filters, there are several problems since the Q-tuning normally relies on a magnitude locked loop (MLL). MLL is not accurate due to the amplitude detection circuits, and occupied area and power consumption tends to be large due to its complexity. In addition, flexibility to the reference signal may be the problem, since the reference signal which has a fixed accurate frequency is required. In order to solve these problems, we propose a Q-tuning scheme, which does not require a MLL. Therefore, proposed Q-tuning scheme has good accuracy, small die area, low power consumption and flexibility to the reference signal. In our proposed scheme, Q is tuned by adjusting the phase of an integrator to 90 degrees. The phase of an integrator is adjusted by detecting and controlling the oscillation frequency of a two-stage ring-integrator to the cutoff frequency of a filter, since the phase shift of an integrator is exactly 90 degrees at the oscillation frequency. The frequency is easily detected and controlled by counters and variable resistors, respectively. The Q-tuning circuit with a 5th-order Chebyshev LPF is implemented in a 0.13µm CMOS technology. The tuning circuit occupies 0.12mm2 and consumes 2.6mW from 1.2V supply.
- （社）電子情報通信学会の論文
- 2009-02-01
著者
-
KOUSAI Shouhei
Toshiba
-
ITO Rui
Toshiba
-
HAMADA Mototsugu
Toshiba
-
Ito Rui
Corporate Research & Development Center Toshiba Corporation
-
Itakura Tetsuro
Toshiba Corp. Kawasaki‐shi Jpn
-
Itakura Tetsuro
Toshiba
-
Ito Rui
Toshiba Corp. Semiconductor Co. Kawasaki‐shi Jpn
関連論文
- A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
- A Fast f_c Automatic Tuning Circuit with Wide Tuning Range for WCDMA Direct Conversion Receiver Systems(Analog Circuits and Related SoC Integration Technologies)
- A Direct Conversion Receiver for W-CDMA Reducing Current Consumption to 31 mA(RF, Analog Circuit and Device Technologies)
- Phase Compensation Technique for a Low-Power Transconductor(Building Block, Analog Circuit and Device Technologies)
- Module-Wise Dynamic Voltage and Frequency Scaling for a 90nm H.264/MPEG-4 Codec LSI (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
- A Novel Automatic Quality Factor Tuning Scheme for a Low-Power Wideband Active-RC Filter
- 1.9 GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems (Special Issue on Microwave Devices for Mobile Communications)
- A 1.2-V, 12-bit, 200MSample/s Current-Steering D/A Converter in 90-nm CMOS(Analog Circuit Techniques and Related Topics)
- A Triple-Band WCDMA Direct Conversion Receiver IC with Reduced Number of Off-Chip Components and Digital Baseband Control Signals
- A Low-Power Low-Noise Clock Signal Generator for Next-Generation Mobile Wireless Terminals
- Low Output Offset,8-bit Signal Driver ICs for XGA/SVGA TFT-LCDs (特集高性能アナログ電子回路)
- A Direct Conversion Receiver Adopting Balanced Three-Phase Analog System
- 55-mW, 1.2-V, 12-bit, 100-MSPS Pipeline ADCs for Wireless Receivers
- 1.2V, 24mW/ch, 10bit, 80MSample/s Pipelined A/D Converters
- Low-Power Design of 10-bit 80-MSPS Pipeline ADCs(Analog Signal Processing)
- A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
- A -104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter
- A-104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A 1.0-V 12-bit Digitally Calibrated SAR ADC Using Hybrid DAC Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique