A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique

スポンサーリンク

概要

• 論文の詳細を見る

• An eight-channel time-interleaved ADC with individual reference voltage buffers is presented. Each channel consists of buffer amplifier and two successive approximation ADC (SAR ADC) in a pipeline configuration. The proposed architecture shares an amplifier between the voltage buffer and the residue amplifier. The amplifier sharing technique achieves better isolation between the individual channels while minimizing the additional circuit. Over one bit redundancy is implemented to compensate the process variation of the MOM capacitance. Fabricated in 65nm CMOS with an active area of 0.36mm^2, the prototype chip achieves a peak SNDR of 32.3dB(single-channel) at 60MS/s and 26dB(time-interleave) at 480MS/s sampling rate and has a power consumption of 6mW.

• 2012-03-01

著者

• Itakura Tetsuro

  Toshiba

• Ogawa Taichi

  Toshiba Corporation

• Furuta Masanori

  Toshiba Corporation

関連論文

• A High-Speed CMOS Image Sensor with Global Electronic Shutter Pixels Using Pinned Diodes
• A Novel Automatic Quality Factor Tuning Scheme for a Low-Power Wideband Active-RC Filter
• 1.9 GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems (Special Issue on Microwave Devices for Mobile Communications)
• Low Output Offset,8-bit Signal Driver ICs for XGA/SVGA TFT-LCDs (特集高性能アナログ電子回路)
• A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
• A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
• A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
• A 1.0-V 12-bit Digitally Calibrated SAR ADC Using Hybrid DAC Technique
• A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
• A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique

スポンサーリンク