1.9 GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems (Special Issue on Microwave Devices for Mobile Communications)
スポンサーリンク
概要
- 論文の詳細を見る
A 1.9 GHz direct conversion receiver (DCR) chip which integrates an LNA, I/Q mixers (MIX), active lowpass filters (LPF) and variable gain amplifiers (VGA), was fabricated. Because the DCR for QPSK modulation systems is sensitive to the 2nd-order nonlinearity, linearization techniques are adopted in MIX and LPF. The DCR chip was fabricated using a BiC-MOS process, and the die size is 5.1 mm by 5.1 mm. The chip can operate from 2.7 V supply voltage and consumes 165 mW when all the functions are activated. Suppression of local signal radiation and the 2nd-order distortion indicate the feasibility of Si-based DCR for QPSK modulation systems such as PHS.
- 社団法人電子情報通信学会の論文
- 1996-05-25
著者
-
TSURUMI Hiroshi
Toshiba Corp.
-
Fujimoto R
Toshiba Corp. Kawasaki‐shi Jpn
-
Fujimoto Ryuichi
Toshiba Corp. Yokohama‐shi Jpn
-
Iida T
Pioneer Corp. Saitama Jpn
-
Ueno T
Toxicological Research Center Nitto Denko Corporation
-
Tanimoto Hiroshi
Toshiba Corp
-
Itakura Tetsuro
Toshiba Corp. Kawasaki‐shi Jpn
-
Itakura Tetsuro
Corporate Research & Developmentcenter Toshiba Corporation
-
Itakura Tetsuro
Toshiba
-
Tsurumi Hiroshi
Toshiba Corp. Kawasaki‐shi Jpn
-
Ueno Takashi
Dept. of Biochemistry, Juntendo University, School of medicine
-
TAKAHASHI Chikau
Toshiba R amp D Center
-
ARAI Satoshi
Toshiba Information amp Communications Systems Lab.
-
UENO Takashi
Toshiba R amp D Center
-
WATANABE Shuji
Toshiba LSI Division I, Semiconductor Group
-
HIRAKAWA Kenji
Toshiba LSI Division I, Semiconductor Group
-
Tanimoto Hiroshi
The Corporate Research & Development Center Toshiba Corporation:(present Address) The Department
-
Hirakawa Kenji
Toshiba Lsi Division I Semiconductor Group
-
Tanimoto H
Toshiba Corp. Kawasaki‐shi Jpn
-
Ueno T
Toshiba Corp. Kawasaki‐shi Jpn
-
Fujimoto Ryuichi
Toshiba Corp. Kawasaki‐shi Jpn
-
Takahashi C
Toshiba Corp. Yokohama‐shi Jpn
-
Watanabe Shuji
Toshiba Lsi Division I Semiconductor Group
-
FUJIMOTO Ryuichi
Toshiba
関連論文
- A Single-Chip 8-Band CMOS Transceiver for 3G Cellular Systems with Digital Interface
- BD-Type Write-Once Disk with Pollutant-Free Material and Starch Substrate
- Performance of an Electron Beam Recorder for Disk Mastering (Invited Paper)
- Characterization of CAA0225, a Novel Inhibitor Specific for Cathepsin L, as a Probe for Autophagic Proteolysis(Biochemistry)
- Differentiation-specific expression and localization of an autophagosomal marker protein (LC3) in human epidermal keratinocytes
- Special Section on Analog Circuit Techniques for System-on-Chip Integration
- FOREWORD (Special Section on Analog Technologies in Submicron Era)
- A Fast f_c Automatic Tuning Circuit with Wide Tuning Range for WCDMA Direct Conversion Receiver Systems(Analog Circuits and Related SoC Integration Technologies)
- A Direct Conversion Receiver for W-CDMA Reducing Current Consumption to 31 mA(RF, Analog Circuit and Device Technologies)
- Phase Compensation Technique for a Low-Power Transconductor(Building Block, Analog Circuit and Device Technologies)
- Fully Differential Direct-Conversion Receiver for W-CDMA Reducing DC-Offset Variation(Analog Circuit and Device Technologies)
- ASCA Observation of Two Ultraluminous IRAS Galaxies : IRAS 15307+3252 and IRAS 20460+1925
- Design Study on RF Stage for Miniature PHS Terminal (Special Issue on Microwave Devices for Mobile Communications)
- Probing Warm-Hot Intergalactic Medium Associated with the Virgo Cluster Using an Oxygen Absorption Line
- Electron microscopical and immunohistochemical studies on the localization of cathepsin B, D, L, LAMP-1 and μ-calpain in developing hair follicles
- Localization of Cathepsins B, D, L, LAMP-1 and μ-Calpain in Developing Hair Follicles
- P-10 Localization of Cathepsin B and μ Calpain in Hair Follicles of Neonatal Rats.
- A Single-Chip 8-Band CMOS Transceiver for 3G Cellular Systems with Digital Interface
- A Novel Automatic Quality Factor Tuning Scheme for a Low-Power Wideband Active-RC Filter
- ASCA Observation of the Supernova Remnant W49B
- Locating the Warm-Hot Intergalactic Medium in the Simulated Local Universe
- X-Ray Observations of the BL Lacertae Object OJ 287 with ASCA
- High Sensitive X-ray Microcalorimeter Using Bi-Au Microabsorber for Imaging Applications
- A Low Offset 1.9-GHz Direct Conversion Receiver IC with Spurious Free Dynamic Range of over 67 dB (Special Section on Analog Circuit Techniques Supporting the System LSI Era)
- A 1.9-GHz Direct Conversion Transmitter IC with Low Power On-Chip Frequency Doubler (Special Section on Analog Circuit Techniques and Related Topics)
- A 1.5 GHz CMOS Low Noise Amplifier
- TESを用いた高分解能X線マイクロカロリーメータの開発
- A Low-Noise Amplifier for WCDMA Terminal with High Tolerance for Leakage Signal from Transmitter
- A 900-MHz Low-Noise Amplifier with High Tolerance for Noise Degradation due to a Leakage Signal from a Transmitter
- 1.9 GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems (Special Issue on Microwave Devices for Mobile Communications)
- High-Density Groove Mastering Using an Electron Beam Recorder and Plasma Etching Process
- A 1.2-V, 12-bit, 200MSample/s Current-Steering D/A Converter in 90-nm CMOS(Analog Circuit Techniques and Related Topics)
- A Digital-to-RF Converter Architecture Suitable for a Digital-to-RF Direct-Conversion Software Defined Radio Transmitter(Special Issue on Software Defined Radio and Its Technologies)
- Broadband and Flexible Receiver Architecture for Software Defined Radio Terminal Using Direct Conversion and Low-IF Principle(Special Issue on Software Defined Radio and Its Technologies)
- Electron Beam Recording beyond 200Gbit/in^2 Density for Next Generation Optical Disk Mastering
- A Low-Power Low-Noise Clock Signal Generator for Next-Generation Mobile Wireless Terminals
- Inhibition of hepatitis C virus replication by chloroquine targeting virus-associated autophagy
- A 2-V_ Linear Input-Range Fully Balanced CMOS Transconductor and Its Application to a 2.5-V 2.5-MHz Gm-C LPF
- Low Output Offset,8-bit Signal Driver ICs for XGA/SVGA TFT-LCDs (特集高性能アナログ電子回路)
- A Direct Conversion Receiver Adopting Balanced Three-Phase Analog System
- System-Level Compensation Approach to Overcome Signal Saturation, DC Offset, and 2nd-Order Nonlinear Distortion in Linear Direct Conversion Receiver (Special Issue on Low Distortion Technology for Microwave Devices and Circuits)
- Design of Fully Balanced Analog Systems Based on Ordinary and/or Modified Single-Ended Opamps (Special Section on Analog Circuit Techniques and Related Topics)
- 55-mW, 1.2-V, 12-bit, 100-MSPS Pipeline ADCs for Wireless Receivers
- 1.2V, 24mW/ch, 10bit, 80MSample/s Pipelined A/D Converters
- Low-Power Design of 10-bit 80-MSPS Pipeline ADCs(Analog Signal Processing)
- Relationship between Amount of β-Blockers Permeating through the Stratum Corneum and Skin Irritation after Application of β-Blocker Adhesive Patches to Guinea Pig Skin
- Relationship between the Amount of Propranolol Permeating through the Stratum Corneum of Guinea Pig Skin after Application of Propranolol Adhesive Patches and Skin Irritation
- Extinction of Organelles in Differentiating Epidermis
- Development of Thermal-hydraulic Computer Code for Steam Generator
- Advanced Boron Soaking Procedure for Steam Generators
- FOREWORD (Special Section of Papers Selected from 1995 Joint Technical Conference on Circuits/Systems, Computers and Communications (JTC-CSCC'95))
- Threshold Controlling Scheme for Adaptive Modulation and Coding System(Wireless Communication Technologies)
- An Adder-Free Method for a Small Size π/4 Shift QPSK Signal Generator (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- A Single-Chip RF Tuner/OFDM Demodulator for Mobile Digital TV Application
- FOREWORD
- A -104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter
- Bias-Voltage-Dependent Subcircuit Model for Millimeter-Wave CMOS Circuit
- A 120-GHz Transmitter and Receiver Chipset with 9-Gbps Data Rate Using 65-nm CMOS Technology
- A-104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A -70dBm-Sensitivity 522Mbps 0.19nJ/bit-TX 0.43nJ/bit-RX Transceiver for TransferJet™ SoC in 65nm CMOS
- A 1.0-V 12-bit Digitally Calibrated SAR ADC Using Hybrid DAC Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique