A Direct Conversion Receiver for W-CDMA Reducing Current Consumption to 31 mA(RF, <Special Section>Analog Circuit and Device Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
A direct conversion receiver for W-CDMA, which consumes extremely low power, is presented. The receiver consists of a low-noise amplifier (LNA) IC, a receiver IC and other passive components such as an RF-SAW (Surface Acoustic Wave) filter. The receiver IC includes a quadrature demodulator (QDEM) with a local oscillator (LO) divider, low-pass filters (LPFs) for channel selection, variable gain amplifiers (VGAs) with dynamic range of 80 dB, and a fractional-N synthesizer. The power consumption for the entire receiver chain was only 30.8 mA at supply voltage of 2.7 V.
- 社団法人電子情報通信学会の論文
- 2005-06-01
著者
-
YOSHIDA Hiroshi
Toshiba Corp.
-
TOYODA Takehiko
Toshiba Corp.
-
TSURUMI Hiroshi
Toshiba Corp.
-
Fujimoto R
Toshiba Corp. Kawasaki‐shi Jpn
-
Fujimoto Ryuichi
Toshiba Corp. Yokohama‐shi Jpn
-
ITO Rui
Toshiba
-
Iida T
Pioneer Corp. Saitama Jpn
-
Arai Tadashi
Semiconductor Campany Toshiba Corporation
-
Ito Rui
Corporate Research & Development Center Toshiba Corporation
-
ITAKURA Tetsuro
Corporate Research & Development Center, Toshiba Corporation
-
YOSHIDA Hiroshi
Corporate Research & Development Center, Toshiba Corp.
-
TOYODA Takehiko
Corporate Research & Development Center, Toshiba Corp.
-
ARAI Makoto
Analog & Peripheral Division, Semiconductor Company Toshiba Corp.
-
FUJIMOTO Ryuichi
Corporate Research & Development Center, Toshiba Corp.
-
MITOMO Toshiya
Corporate Research & Development Center, Toshiba Corp.
-
ISHII Masato
Analog & Peripheral Division, Semiconductor Company Toshiba Corp.
-
ARAI Tadashi
Analog & Peripheral Division, Semiconductor Company Toshiba Corp.
-
TSURUMI Hiroshi
Corporate Research & Development Center, Toshiba Corp.
-
Itakura Tetsuro
Corporate Research & Developmentcenter Toshiba Corporation
-
Tsurumi Hiroshi
Toshiba Corp. Kawasaki‐shi Jpn
-
Arai Tadashi
Semiconductor Company Toshiba Corporation
-
ISHII Masato
Semiconductor Company, Toshiba Corp.
-
Arai Tadashi
Toshiba Corp. Yokohama‐shi Jpn
-
Tanimoto Hiroshi
The Corporate Research & Development Center Toshiba Corporation:(present Address) The Department
-
Ishii Masato
Semiconductor Company Toshiba Corp.
-
Arai T
Semiconductor Campany Toshiba Corporation
-
Mitomo Toshiya
Corporate Research & Development Center Toshiba Corp.
-
Tanimoto H
Toshiba Corp. Kawasaki‐shi Jpn
-
Arai Makoto
Toshiba Corp. Kawasaki‐shi Jpn
-
Yoshida H
Toshiba Corp.
関連論文
- A Single-Chip 8-Band CMOS Transceiver for 3G Cellular Systems with Digital Interface
- BD-Type Write-Once Disk with Pollutant-Free Material and Starch Substrate
- Performance of an Electron Beam Recorder for Disk Mastering (Invited Paper)
- A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
- A Fast f_c Automatic Tuning Circuit with Wide Tuning Range for WCDMA Direct Conversion Receiver Systems(Analog Circuits and Related SoC Integration Technologies)
- A Direct Conversion Receiver for W-CDMA Reducing Current Consumption to 31 mA(RF, Analog Circuit and Device Technologies)
- Phase Compensation Technique for a Low-Power Transconductor(Building Block, Analog Circuit and Device Technologies)
- Phase Compensation Techniques for Low-Power Operational Amplifiers
- Fully Differential Direct-Conversion Receiver for W-CDMA Reducing DC-Offset Variation(Analog Circuit and Device Technologies)
- ASCA Observation of Two Ultraluminous IRAS Galaxies : IRAS 15307+3252 and IRAS 20460+1925
- Design Study on RF Stage for Miniature PHS Terminal (Special Issue on Microwave Devices for Mobile Communications)
- Probing Warm-Hot Intergalactic Medium Associated with the Virgo Cluster Using an Oxygen Absorption Line
- A Single-Chip 8-Band CMOS Transceiver for 3G Cellular Systems with Digital Interface
- A Novel Automatic Quality Factor Tuning Scheme for a Low-Power Wideband Active-RC Filter
- ASCA Observation of the Supernova Remnant W49B
- Locating the Warm-Hot Intergalactic Medium in the Simulated Local Universe
- X-Ray Observations of the BL Lacertae Object OJ 287 with ASCA
- High Sensitive X-ray Microcalorimeter Using Bi-Au Microabsorber for Imaging Applications
- A Low Offset 1.9-GHz Direct Conversion Receiver IC with Spurious Free Dynamic Range of over 67 dB (Special Section on Analog Circuit Techniques Supporting the System LSI Era)
- A 1.9-GHz Direct Conversion Transmitter IC with Low Power On-Chip Frequency Doubler (Special Section on Analog Circuit Techniques and Related Topics)
- A 1.5 GHz CMOS Low Noise Amplifier
- TESを用いた高分解能X線マイクロカロリーメータの開発
- A Low-Noise Amplifier for WCDMA Terminal with High Tolerance for Leakage Signal from Transmitter
- A 900-MHz Low-Noise Amplifier with High Tolerance for Noise Degradation due to a Leakage Signal from a Transmitter
- 1.9 GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems (Special Issue on Microwave Devices for Mobile Communications)
- High-Density Groove Mastering Using an Electron Beam Recorder and Plasma Etching Process
- A 1.2-V, 12-bit, 200MSample/s Current-Steering D/A Converter in 90-nm CMOS(Analog Circuit Techniques and Related Topics)
- A Digital-to-RF Converter Architecture Suitable for a Digital-to-RF Direct-Conversion Software Defined Radio Transmitter(Special Issue on Software Defined Radio and Its Technologies)
- Broadband and Flexible Receiver Architecture for Software Defined Radio Terminal Using Direct Conversion and Low-IF Principle(Special Issue on Software Defined Radio and Its Technologies)
- Electron Beam Recording beyond 200Gbit/in^2 Density for Next Generation Optical Disk Mastering
- An HPSK/OFDM 64-QAM Dual-Mode Doherty Power Amplifier Module for Mobile Terminals(Active Devices/Circuits,Microwave and Millimeter-Wave Technology)
- A 4-mm-Square Miniaturized Doherty Power Amplifier Module for W-CDMA Mobile Terminals(Analog Circuit Techniques and Related Topics)
- A Triple-Band WCDMA Direct Conversion Receiver IC with Reduced Number of Off-Chip Components and Digital Baseband Control Signals
- A 60-GHz Phase-Locked Loop with Inductor-Less Wide Operation Range Prescaler in 90-nm CMOS
- A Low-Power Low-Noise Clock Signal Generator for Next-Generation Mobile Wireless Terminals
- Novel Architecture of Feedforward Second-Order Multibit ΔΣAD Modulator
- A 2-V_ Linear Input-Range Fully Balanced CMOS Transconductor and Its Application to a 2.5-V 2.5-MHz Gm-C LPF
- A Simple Modeling Technique for Symmetric Inductors(Devices and Circuits for Next Generation Multi-Media Communication Systems)
- A Low-Noise Amplifier using Variable Degeneration Inductance
- A Quadrature Demodulator for WCDMA Receiver Using Common-Base Input Stage with Robustness to Transmitter Leakage(Analog Circuits and Related SoC Integration Technologies)
- A Low LO Leakage and Low Power LO Buffer for Direct-Conversion Quadrature Demodulator(RF, Analog Circuit and Device Technologies)
- A Direct Conversion Receiver Adopting Balanced Three-Phase Analog System
- System-Level Compensation Approach to Overcome Signal Saturation, DC Offset, and 2nd-Order Nonlinear Distortion in Linear Direct Conversion Receiver (Special Issue on Low Distortion Technology for Microwave Devices and Circuits)
- Design of Fully Balanced Analog Systems Based on Ordinary and/or Modified Single-Ended Opamps (Special Section on Analog Circuit Techniques and Related Topics)
- 1.2V, 24mW/ch, 10bit, 80MSample/s Pipelined A/D Converters
- Threshold Controlling Scheme for Adaptive Modulation and Coding System(Wireless Communication Technologies)
- A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
- A 0.9V 1.5mW Continuous-Time ΔΣ Modulator for W-CDMA(Analog Circuit Techniques and Related Topics)
- A Two-Gain-Stage Amplifier without an On-Chip Miller Capacitor in an LCD Driver IC
- A 380-MHz CMOS Linear-in-dB Variable Gain Amplifier with Gain Compensation Techniques for CDMA Systems
- A Gm-C Filter Using Multiple-Output Linearized Transconductors(Analog Circuit Techniques and Related Topics)
- A 380-MHz CMOS Linear-in-dB Variable Gain Amplifier with Gain Compensation Techniques for CDMA Systems(Devices and Circuits for Next Generation Multi-Media Communication Systems)
- B-8-26 Improving the Efficiency of Multipled Block Codes for Hunting-Free Reframing
- B-8-4 Experiment of Asynchronous Multiplexing using Hunting-Free Frames
- Evaluation on Personal Communication Systems with Low and High Degree of Mobility (Special Section on Mutli-dimensional Mobile Information Network)
- A Single-Chip RF Tuner/OFDM Demodulator for Mobile Digital TV Application
- A 55-to-67GHz Power Amplifier with 13.6% PAE in 65nm standard CMOS
- A 55-to-67GHz Power Amplifier with 13.6% PAE in 65nm standard CMOS
- A 2-GHz Down-Converter with 3-dB Bandwidth of 600 MHz Using LO Signal Suppressing Output Buffer(Special Section on Analog Circuit Techniques and Related Topics)
- A 36-mW 1.5-GS/s 7-Bit Time-Interleaved SAR ADC Using Source Follower Based Track-and-Hold Circuit in 65-nm CMOS