A Gm-C Filter Using Multiple-Output Linearized Transconductors(<Special Section>Analog Circuit Techniques and Related Topics)
スポンサーリンク
概要
- 論文の詳細を見る
A Gm-C filter using multiple-output transconductors suitable for reducing the chip area and power consumption is presented. The novel multiple-output transconductor is based on a translinear gain cell with a linearized input stage. Making good use of the linearized input stage, a simple common-mode feedback is also proposed for this multiple-output transconductor. Using the proposed technique, a 5th-order lowpass filter with two transmission zeros was designed and fabricated as a main part of a lowpass channel selection filter for UMTS receivers. A channel of the filter consumes 7 mA from a 2.7 V power supply and the integrated input-referred noise was 21 dBuV with 20dB pass band gain. The proposed multiple-output technique saves roughly half the number of transconductors compared with the typical active ladder filter design. The proposed multiple-output transconductors achieve linearization and effective reduction while saving linearized input stages. They are suitable for a filter with small power consumption and small area.
- 社団法人電子情報通信学会の論文
- 2004-02-01
著者
-
ITAKURA Tetsuro
Corporate Research & Development Center, Toshiba Corporation
-
ARAI Tadashi
Analog & Peripheral Division, Semiconductor Company Toshiba Corp.
-
Arai Tadashi
Analog & Peripheral Division Semiconductor Company Toshiba Corporation
関連論文
- A Fast f_c Automatic Tuning Circuit with Wide Tuning Range for WCDMA Direct Conversion Receiver Systems(Analog Circuits and Related SoC Integration Technologies)
- A Direct Conversion Receiver for W-CDMA Reducing Current Consumption to 31 mA(RF, Analog Circuit and Device Technologies)
- Phase Compensation Technique for a Low-Power Transconductor(Building Block, Analog Circuit and Device Technologies)
- Phase Compensation Techniques for Low-Power Operational Amplifiers
- A 1.2-V, 12-bit, 200MSample/s Current-Steering D/A Converter in 90-nm CMOS(Analog Circuit Techniques and Related Topics)
- A Low-Power Low-Noise Clock Signal Generator for Next-Generation Mobile Wireless Terminals
- A 2-V_ Linear Input-Range Fully Balanced CMOS Transconductor and Its Application to a 2.5-V 2.5-MHz Gm-C LPF
- A Simple Modeling Technique for Symmetric Inductors(Devices and Circuits for Next Generation Multi-Media Communication Systems)
- A Direct Conversion Receiver Adopting Balanced Three-Phase Analog System
- 1.2V, 24mW/ch, 10bit, 80MSample/s Pipelined A/D Converters
- A 0.9V 1.5mW Continuous-Time ΔΣ Modulator for W-CDMA(Analog Circuit Techniques and Related Topics)
- A Two-Gain-Stage Amplifier without an On-Chip Miller Capacitor in an LCD Driver IC
- A 380-MHz CMOS Linear-in-dB Variable Gain Amplifier with Gain Compensation Techniques for CDMA Systems
- A Gm-C Filter Using Multiple-Output Linearized Transconductors(Analog Circuit Techniques and Related Topics)
- A 380-MHz CMOS Linear-in-dB Variable Gain Amplifier with Gain Compensation Techniques for CDMA Systems(Devices and Circuits for Next Generation Multi-Media Communication Systems)
- A 2-GHz Down-Converter with 3-dB Bandwidth of 600 MHz Using LO Signal Suppressing Output Buffer(Special Section on Analog Circuit Techniques and Related Topics)
- A 36-mW 1.5-GS/s 7-Bit Time-Interleaved SAR ADC Using Source Follower Based Track-and-Hold Circuit in 65-nm CMOS