A Single-Chip 8-Band CMOS Transceiver for 3G Cellular Systems with Digital Interface
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, a single-chip dual-mode 8-band 130nm CMOS transceiver including A/D/A converters and digital filters with 312MHz LVDS interface is presented. For a transmitter chain, linear direct quadrature modulation architecture is introduced for both W-CDMA/HSDPA (High Speed Uplink Packet Access) and for GSM/EDGE. Analog baseband LPFs and quadrature modulators are commonly used both for GSM and for EDGE. For a direct conversion receiver chain, ABB (Analog Base-Band) blocks, i.e., LPFs and VGAs, delta-sigma A/D converters, and FIR filters are commonly used for W-CDMA/HSDPA (High Speed Downlink Packet Access) and GSM/EDGE to reduce chip area. Their characteristics can be reconfigured by register-based control sequence. The receiver chain also includes high-speed DC offset cancellers both in analog and in digital stage, and the self-contained AGC controller, whose parameters such as time constant are programmable to be free from DBB (Digital Base-Band) control. The transceiver also includes wide-range VCOs and fractional PLLs, an LVDS driver and receiver for high-speed digital interface of 312MHz. Measured results reveal that the transceiver satisfies 3GPP specifications for W-CDMA/HSPA (High Speed Packet Access) and GSM/EDGE.
- 2010-02-01
著者
-
YOSHIDA Hiroshi
Toshiba Corp.
-
TOYODA Takehiko
Toshiba Corp.
-
TSURUMI Hiroshi
Toshiba Corp.
-
ITOH Nobuyuki
Toshiba Corp.
-
Tanimoto H
Toshiba Corp. Kawasaki‐shi Jpn
-
Yoshida H
Toshiba Corp.
関連論文
- A Single-Chip 8-Band CMOS Transceiver for 3G Cellular Systems with Digital Interface
- A Direct Conversion Receiver for W-CDMA Reducing Current Consumption to 31 mA(RF, Analog Circuit and Device Technologies)
- Fully Differential Direct-Conversion Receiver for W-CDMA Reducing DC-Offset Variation(Analog Circuit and Device Technologies)
- Design Study on RF Stage for Miniature PHS Terminal (Special Issue on Microwave Devices for Mobile Communications)
- A Single-Chip 8-Band CMOS Transceiver for 3G Cellular Systems with Digital Interface
- A Low Offset 1.9-GHz Direct Conversion Receiver IC with Spurious Free Dynamic Range of over 67 dB (Special Section on Analog Circuit Techniques Supporting the System LSI Era)
- A 1.9-GHz Direct Conversion Transmitter IC with Low Power On-Chip Frequency Doubler (Special Section on Analog Circuit Techniques and Related Topics)
- A 1.5 GHz CMOS Low Noise Amplifier
- A Low-Noise Amplifier for WCDMA Terminal with High Tolerance for Leakage Signal from Transmitter
- A 900-MHz Low-Noise Amplifier with High Tolerance for Noise Degradation due to a Leakage Signal from a Transmitter
- 1.9 GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems (Special Issue on Microwave Devices for Mobile Communications)
- A Digital-to-RF Converter Architecture Suitable for a Digital-to-RF Direct-Conversion Software Defined Radio Transmitter(Special Issue on Software Defined Radio and Its Technologies)
- Broadband and Flexible Receiver Architecture for Software Defined Radio Terminal Using Direct Conversion and Low-IF Principle(Special Issue on Software Defined Radio and Its Technologies)
- A Triple-Band WCDMA Direct Conversion Receiver IC with Reduced Number of Off-Chip Components and Digital Baseband Control Signals
- A 38% Tuning Range 6-GHz Fully Integrated VCO(Special Issue on High-Performance Analog Integrated Circuits)
- Novel Architecture of Feedforward Second-Order Multibit ΔΣAD Modulator
- A 2-V_ Linear Input-Range Fully Balanced CMOS Transconductor and Its Application to a 2.5-V 2.5-MHz Gm-C LPF
- System-Level Compensation Approach to Overcome Signal Saturation, DC Offset, and 2nd-Order Nonlinear Distortion in Linear Direct Conversion Receiver (Special Issue on Low Distortion Technology for Microwave Devices and Circuits)
- Design of Fully Balanced Analog Systems Based on Ordinary and/or Modified Single-Ended Opamps (Special Section on Analog Circuit Techniques and Related Topics)
- Threshold Controlling Scheme for Adaptive Modulation and Coding System(Wireless Communication Technologies)
- B-8-26 Improving the Efficiency of Multipled Block Codes for Hunting-Free Reframing
- B-8-4 Experiment of Asynchronous Multiplexing using Hunting-Free Frames
- Evaluation on Personal Communication Systems with Low and High Degree of Mobility (Special Section on Mutli-dimensional Mobile Information Network)
- 1200-MHz Fully Integrated VCO with "Turbo-Charger" Technique(Special Issue on High-Performance Analog Integrated Circuits)