Low Output Offset,8-bit Signal Driver ICs for XGA/SVGA TFT-LCDs (特集高性能アナログ電子回路)
スポンサーリンク
概要
著者
-
Itakura Tetsuro
Toshiba Corp. Kawasaki‐shi Jpn
-
Itakura Tetsuro
Toshiba
-
Abe I
Mie Univ. Tsu Jpn
-
MINAMIZAKI Hironori
Toshiba Corporation
-
TAGUCHI Takashi
Toshiba Corporation
-
IWAMOTO Shoichi
Toshiba Microelectronics Corp.
-
SATO Jun
Toshiba Microelectronics Corp.
-
SUYAMA Takeshi
Toshiba Microelectronics Corp.
-
ABE Isao
Toshiba Microelectronics Corp.
-
Itakura Tetsuro
Toshiba Corporation
関連論文
- Phase Compensation Technique for a Low-Power Transconductor(Building Block, Analog Circuit and Device Technologies)
- A Novel Automatic Quality Factor Tuning Scheme for a Low-Power Wideband Active-RC Filter
- 1.9 GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems (Special Issue on Microwave Devices for Mobile Communications)
- A 1.2-V, 12-bit, 200MSample/s Current-Steering D/A Converter in 90-nm CMOS(Analog Circuit Techniques and Related Topics)
- A Low-Power Low-Noise Clock Signal Generator for Next-Generation Mobile Wireless Terminals
- Low Output Offset,8-bit Signal Driver ICs for XGA/SVGA TFT-LCDs (特集高性能アナログ電子回路)
- A Direct Conversion Receiver Adopting Balanced Three-Phase Analog System
- A Wide-Band LCD Segment Driver IC without Sacrificing Low Output-Offset Variation (Special Section on High-Performance MOS Analog Circuits)
- 55-mW, 1.2-V, 12-bit, 100-MSPS Pipeline ADCs for Wireless Receivers
- 1.2V, 24mW/ch, 10bit, 80MSample/s Pipelined A/D Converters
- Low-Power Design of 10-bit 80-MSPS Pipeline ADCs(Analog Signal Processing)
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A 1.0-V 12-bit Digitally Calibrated SAR ADC Using Hybrid DAC Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique
- A Time-Interleave Pipelined SAR ADC Using Amplifier Sharing Technique