A-104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter

スポンサーリンク

概要

• 論文の詳細を見る
• 2012-06-01

著者

• KOUSAI Shouhei

  Toshiba

• MIYASHITA Daisuke

  Toshiba

• HAMADA Mototsugu

  Toshiba

• Fujimoto Ryuichi

  Toshiba Corp. Kawasaki‐shi Jpn

• KOBAYASHI Hiroyuki

  Toshiba

• DEGUCHI Jun

  Toshiba

• FUJIMOTO Ryuichi

  Toshiba

関連論文

• A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
• Module-Wise Dynamic Voltage and Frequency Scaling for a 90nm H.264/MPEG-4 Codec LSI (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
• A Novel Automatic Quality Factor Tuning Scheme for a Low-Power Wideband Active-RC Filter
• 1.9 GHz Si Direct Conversion Receiver IC for QPSK Modulation Systems (Special Issue on Microwave Devices for Mobile Communications)
• A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio
• A -104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter
• Bias-Voltage-Dependent Subcircuit Model for Millimeter-Wave CMOS Circuit
• A 120-GHz Transmitter and Receiver Chipset with 9-Gbps Data Rate Using 65-nm CMOS Technology
• A-104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter
• A -70dBm-Sensitivity 522Mbps 0.19nJ/bit-TX 0.43nJ/bit-RX Transceiver for TransferJet™ SoC in 65nm CMOS

スポンサーリンク