Simple Analytical Formulas for Estimating IR-Drops in an Early Design Stage
スポンサーリンク
概要
- 論文の詳細を見る
In an early design stage of LSI designing, finding out the proper parameters for power planning is important from the viewpoint of cost minimization. In this paper, we present simple analytical formulas which are used to obtain the initial parameters close to the proper power distribution networks in the early design stage. The formulas for estimating static and pseudo-dynamic voltage drops (IR-drops) are derived by the response surface method (RSM). By making the formulas once, they can be used for the general power planning for the power-grid style in any process technology.
- 2010-09-01
著者
-
Kurokawa Atsushi
Sanyo Electric Co. Ltd.
-
OOYA Kazuyuki
SANYO LSI Design・System Soft Co., Ltd.
-
TAKASHIMA Yuji
SANYO Semiconductor Co., Ltd.
-
Ooya Kazuyuki
Sanyo Lsi Design・system Soft Co. Ltd.
-
Takashima Yuji
Sanyo Semiconductor Co. Ltd.
-
Kurokawa Atsushi
Sanyo Electric Co. Ltd
関連論文
- Accurate Method for Calculating the Effective Capacitance with RC Loads Based on the Thevenin Model
- An advanced effective capacitance model considering input waveform effect (第21回 回路とシステム軽井沢ワークショップ論文集) -- (ばらつき関連技術)
- Determination of Interconnect Structural Parameters for Best-and Worst-Case Delays(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Modeling the Influence of Input-to-Output Coupling Capacitance on CMOS Inverter Delay(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Calculating the effective capacitance for interconnect loads based on thevenin model (VLSIのノイズ・タイミング解析)
- Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance(Interconnect, VLSI Design and CAD Algorithms)
- Modeling the Effective Capacitance of Interconnect Loads for Predicting CMOS Gate Slew(Prediction and Analysis, VLSI Design and CAD Algorithms)
- A Novel Model for Computing the Effective Capacitance of CMOS Gates with Interconnect Loads(Nonlinear Theory and its Applications)
- Modeling the Effective Capacitance of Interconnect Loads for Predicting CMOS Gate Slew
- Impact of Self-Heating in Wire Interconnection on Timing
- An Approach for Reducing Leakage Current Variation due to Manufacturing Variability
- Improvement in Computational Accuracy of Output Transition Time Variation Considering Threshold Voltage Variations
- Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation(Interconnect,VLSI Design and CAD Algorithms)
- Efficient Dummy Filling Methods to Reduce Interconnect Capacitance and Number of Dummy Metal Fills(Interconnect, VLSI Design and CAD Algorithms)
- A Practical Approach for Efficiently Extracting Interconnect Capacitances with Floating Dummy Fills(VLSI Design Technology and CAD)
- Efficient Large Scale Integration Power/Ground Network Optimization Based on Grid Genetic Algorithm(Power/Ground Network, VLSI Design and CAD Algorithms)
- Practical Redundant-Via Insertion Method Considering Manufacturing Variability and Reliability
- Simple Analytical Formulas for Estimating IR-Drops in an Early Design Stage
- Prevention in a Chip of EMI Noise Caused by X'tal Oscillator
- A Non-Iterative Method for Calculating the Effective Capacitance of CMOS Gates with Interconnect Load Effect