LSI Neural Chip of Pulse-Output Network with Programmable Synapse

スポンサーリンク

概要

• 論文の詳細を見る

• We have fabricated a microchip of a neural circuit with pulse representation. The neuron output is a voltage pulse train. The synapse is a constant current source whose output is proportional to the duty ratio of neuron output. Membrane potential is charged by collection of synaptic currents through a RC circuit, providing an analog operation similar to the biological neural system. We use a 4-bit SRAM as the memory for synaptic weights. The expected I/O characteristics of the neurons and the synapses were measured experimentally. We have also demonstrated the capability of network operation with the use of synaptic weights, for solving the A/D conversion problem.

• 社団法人電子情報通信学会の論文
• 1995-01-25

著者

• 室田 淳一

  東北大学 電気通信研究所

• NAKAJIMA Koji

  Laboratory for Brainware Systems, Laboratory for Nanoelectronics and Spintronics, Research Institute

• Sato S

  Laboratory For Electronic Intelligent Systems Research Institute Of Electronical Communication Tohok

• Sawada Y

  Research Center For Electrical Communication Tohoku University

• Sawada Yasuji

  Laboratory For Microelectronics Research Institute Of Electrical Communication Tohoku University

• Murota Junichi

  Laboratory For Microelectronics Research Institute Of Electrical Communication Tohoku University

• Murota Junichi

  Laboratory For Electronic Intelligent Systems Research Institute Of Electrical Communication Tohoku

• SATO Shigeo

  Laboratory for Electronic Intelligent Systems, Research Institute of Electrical Communication, Tohok

• Nakajima K

  Faculty Of Science And Technology Hirosaki University

• Yumine Manabu

  Laboratory for Microelectronics Research Institute of Electrical Communication, Tohoku University

• Yama Takayuki

  Laboratory for Microelectronics Research Institute of Electrical Communication, Tohoku University

• Yama Takayuki

  Laboratory For Microelectronics Research Institute Of Electrical Communication Tohoku University

• Yumine Manabu

  Laboratory For Microelectronics Research Institute Of Electrical Communication Tohoku University

• Nakajima Koji

  Laboratory For Brainware Reseach Institute Of Electrical Comunication Tohoku University:laboratory F

• Sato Shigeo

  Laboratory For Brainware Systems/nanoelectronics And Spintronics Research Institute Of Electrical Co

• Sato Shigeo

  Laboratory For Brainware Systems Laboratory For Nanoelectronics And Spintronics Research Institute O

• Sato Shigeo

  Laboratory for Brainware System, Laboratory for Nanoelectronics and Spintronics, Research Institute of Electrical Communication, Tohoku University, Sendai 980-8577 Japan

関連論文

• プラズマCVD法によるa-SiC:H/SiO_2積層形偏光分離素子の高性能化の検討
• NH_3におよるSi(100)の原子層熱窒化過程
• NH_3によるSi表面の低温熱窒化
• 特別記事 SiGe技術の最新研究動向
• 極薄SOI層と素子間分離領域の形成を一体化する新技術 : SBSI : SiGe選択エッチング特性の硝酸濃度依存性(2004先端半導体デバイスの基礎と応用に関するアジア太平洋会議)
• 極薄SOI層と素子間分離領域の形成を一体化する新技術 : SBSI : SiGe選択エッチング特性の硝酸濃度依存性(2004先端半導体デバイスの基礎と応用に関するアジア太平洋会議)
• ナノメートルオーダ歪SiGe/Si(100)ヘテロ構造によるホール共鳴トンネルダイオードの製作と高性能化
• SiGe/SiヘテロチャネルMOSFETにおける過渡チャージポンピング特性
• ECRプラズマCVDによるIV族半導体エピタキシャル成長
• SiGe/SiヘテロMOSFETにおけるヘテロ界面のホットキャリア局所劣化
• SiGe/SiヘテロMOSFETにおけるホットキャリアによるヘテロ界面準位の発生
• BドープSiGe選択CVD成長により形成された極浅ソース・ドレインと高Ge比率歪SiGeヘテロチャネルを有する高性能pMOSFET
• SiGe系エピタキシャル成長とその原子層制御
• CVD Si1-x-yGexCyエピタキシャル成長とドーピング制御
• 研究紹介 CVD法によるSi1-x-yGexCyエピタキシャル成長とドーピング制御
• CVD Si_Ge_xエピタキシャル成長とドーピング制御 : Si半導体結晶(21世紀を拓く薄膜結晶成長)
• 高清浄減圧CVD法を用いたPH_3によるSi(100)およびGe(100)表面でのPの原子層吸着
• Si(100)表面でのCH_4の低温反応
• 高清浄雰囲気下での熱CVD法によるSi上のGe成長初期過程
• Si(100)表面ダイマー構造の大気中での安定性
• Si-Ge系ヘテロエピタキシャル成長とその応用
• Low-Frequency Noise in Si_Ge_x p-Channel Metal Oxide Semiconductor Field-Effect Transistors : Semiconductors
• Si_Ge_xチャネルpMOSFETにおける低周波雑音とSi_Ge_x/Siヘテロ構造品質との対応
• Si_Ge_xチャネルpMOSFETにおける低周波雑音とSi_Ge_x/ヘテロ構造品質との対応
• バッファードフッ酸によるエピタキシャルSi_Ge_xC_y膜のエッチング特性
• Si_Ge_xチャネルpMOSFETにおける低周波雑音とSi_Ge_x/ヘテロ構造品質との対応
• バッファードフッ酸によるエピタキシャルSi_Ge_XC_y膜のエッチング特性
• Siの原子層プラズマ窒化におけるラジカルとイオンの寄与
• WF_6-SiH_4系によるSi表面でのW低温選択成長の初期過程
• Siの原子層プラズマ窒化におけるラジカルとイオンの寄与
• WF_6-SiH_4系によるWの低温選択成長初期過程
• ECRプラズマによるSi-Ge系の原子層エッチング
• Wの低温選択成長とその初期過程
• 高純度単一同位体Siのエピタキシャル成長と自己拡散への応用
• 1.55μm帯および1.3μm帯用積層形偏光分離素子の作製
• Si-Ge系ヘテロデバイスの開発動向 (特集 21世紀を迎えたエレクトロニクスの技術展望)
• Self-Diffusion in Extrinsic Silicon Using Isotopically Enriched ^Si Layer : Semiconductors
• Epitaxial Growth of Pure ^Si Layers on a Natural Si(100) Substrate Using Enriched ^SiH_4
• Retrieval Property of Associative Memory Based on Inverse Function Delayed Neural Networks(Nonlinear Problems)
• Design of a Neural Network Chip for the Burst ID Model with Ability of Burst Firing(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
• Dynamical Behavior of Neural Networks with Anti-Symmetrical Cyclic Connections(Oscillation, Dynamics and Chaos,Nonlinear Theory and its Applications)
• Recalling Temporal Sequences of Patterns Using Neurons with Hysteretic Property
• Temporal Sequences of Patterns with an Inverse Function Delayed Neural Network(Control, Neural Networks and Learning,Nonlinear Theory and its Applications)
• LPCVD法によるSi_Ge_xエピタキシャル成長におけるPおよびBドーピング
• バッファードフッ酸によるエピタキシャルSi_Ge_xC_y膜のエッチング特性
• Light Emission from Si-Metal-Oxide-Semiconductor Tunnel Junctions
• Grating-Coupled Light Emission from the Slow Mode of Metal-Insulator-Metal Tunnel Junctions
• プラズマCVD法による波長1.3μm帯用積層型偏光分離素子の作製
• New Nonvolatile Analog Memories for Analog Data Processing
• New Nonvolatile Analog Memories for Building Associative Memories
• Wiener-Hopf Analysis of the H-Polarized Diffraction by a Strip in the Plane Interface between Two Semi-Infinite Media : Comparison of Two Asymptotic Solutions
• Wiener-Hopf Analysis of the E-Polarized Diffraction by a Strip in the Plane Interface between Two Semi-Infinite Media : Comparison of Two Asymptotic Solutions
• Wiener-Hopf Analysis of the E-polarized Diffraction by a Strip in the Plane Interface between Two Semi-Infinite Media : Comparison of Two Asymptotic Solutions
• Magnetic Isolation on a Superconducting Ground Plane
• A Novel Lithographic Method for Fabricating Three Dimensional Periodic Stacks
• Ultrashallow Junction Formation Using Low-Temperature Selective Si_Ge_x Chemical Vapor Deposition
• Fabrication of a Si_Ge_x Channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) Containing High Ge Fraction Layer by Low-Pressure Chemical Vapor Deposition
• 高清浄CVD法によるBドープSi_Ge_x薄膜の形成
• Second Harmonic Generation from Si_Ge_x Epitaxial Films with a Vicinal Face:Film Thickness Dependence
• Optical Second Harmonic Generation in Si_Ge_x Film Epitaxially Grown on Si(100)
• Numerical Investigation and Model Approximation for the Hysteretic Current-Voltage Characteristics of Josephson Junctions with Nonlinear Quasiparticle Resistance
• Phosphorus Doping in Si1-x-yGexCy Epitaxial Growth by Low-Pressure Chemical Vapor Deposition Using a SiH4–GeH4–CH3SiH3–PH3–H2 Gas System
• Separation between Surface Adsorption and Reaction of NH_3 on Si (100) by Flash Heating
• Atomic-Layer Surface Reaction of SiH_4 on Ge(100) ( Quantum Dot Structures)
• Single Electron Stochastic Neural Network(Nonlinear Theory and its Applications)
• Single Electron Random Number Generator(Electronic Circuits)
• Hardware Implementation of New Analog Memory for Neural Networks
• LSI Neural Chip of Pulse-Output Network with Programmable Synapse
• Study of Hardware Integration of An Artificial Neural Network with A New Analog Memory
• A Content-Addressable Memory Using "Switched Diffusion Analog Memory with Feedback Circuit" (Special Section on Analog Circuit Techniques and Related Topics)
• Switched Diffusion Analog Memory for Neural Networks with Hebbian Learning Function and Its Linear Operation (Special Section of Papers Selected from JTC-CSCC'95)
• Effect of pancake vortices on the Shapiro-step-like respoinces of Bi-2212 intrinsic Josephson junctions in the flux-flow state
• Limit Cycles of One-Dimensional Neural Networks with the Cyclic Connection Matrix (Special Section of Papers Selected from JTC-CSCC'95)
• Superconducting neural circuits using stochastic logic and new fabrication process elements
• Fractal Neural Network Feature Selector for Automatic Pattern Recognition System (Special Section on Nonlinear Theory and Its Applications)
• High Throughput Parallel Arithmetic Circuits for Fast Fourier Transform
• Comparison between an AND Array and a Booth Encoder for Large-Scale Phase-Mode Multipliers(Special Issue on Superconductor Digital/Analog Circuit Technologies)
• Implementation of Continuous-Time Dynamics on Stochastic Neurochip(Nonlinear Theory and its Applications)
• Integrated Circuits of Map Chaos Generators (Special Section on Analog Circuit Techniques and Related Topics)
• Analog CMOS Implementation of Quantized Interconnection Neural Networks for Memorizing Limit Cycles (Special Section of Papers Selected from ITC-CSCC '98)
• Digital Circuits Based on Single Flux Quanta
• Avoidance of the Permanent Oscillating State in the Inverse Function Delayed Neural Network(Neuron and Neural Networks,Nonlinear Theory and its Applications)
• Hardware Neural Network for a Visual Inspection System
• Low-Temperature Epitaxial Growth of Si/Si_Ge_x/Si Heterostructure by Chemical Vapor Deposition
• 選択Si_Ge_x CVDによる自己整合極浅接合形成と超微細MOSFETの製作
• Hardware Implementation of a DBM Network with Non-monotonic Neurons
• Analysis of burst dynamics bound by potential with active areas
• A-Dコンバータを例とした非対称結合神経回路の構成とその集積化
• Atomically Controlled Processing for Group IV Semiconductors by Chemical Vapor Deposition
• 低エネルギーイオン照射によるSiの原子層エッチング
• 塩素吸着とArイオン照射を用いたSiのエッチング
• 自己制限型原子層エッチングのSi面方位依存性
• シリコンの自己制限型原子層エッチング
• Quantum Neural Network Composed of Kane's Qubits
• An Approach for Quantum Computing using Adiabatic Evolution Algorithm

もっと見る 閉じる

スポンサーリンク