Comparison between an AND Array and a Booth Encoder for Large-Scale Phase-Mode Multipliers(Special Issue on Superconductor Digital/Analog Circuit Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we describe two approaches to optimize the Phase-Mode pipelined parallel multiplier. One of the approaches is reforming a data distribution for an AND array, which is named the hybrid structure. Another method is applying a Booth encoder as a substitute of the AND array in order to generate partial products. We design a 2-bit × 2-bit Phase-Mode Booth encoder and test the circuit by the numerical simulations. The circuit consists of 21 ICF gates and operates correctly at a throughput of 37.0 GHz. The numbers of Josephson junctions and the pipelined stages in each scale of multipliers are reduced remarkably by using the encoder. According to our estimations, the Phase-Mode Booth encoder is the effective component to improve the performance of large-scale parallel multipliers.
- 社団法人電子情報通信学会の論文
- 2003-01-01
著者
-
Onomi Takeshi
Laboratory For Electronic Intelligent System Research Institute Of Electrical Communication Tohoku U
-
Nakajima Koji
Laboratory For Brainware Reseach Institute Of Electrical Comunication Tohoku University:laboratory F
-
Nakajima Koji
Laboratory For Electronic Intelligent System Research Institute Of Electrical Communication Tohoku U
-
HORIMA Yohei
Laboratory for Electronic Intelligent System, Research Institute of Electrical Communication, Tohoku
-
SHIMIZU Itsuhei
Laboratory for Electronic Intelligent System, Research Institute of Electrical Communication, Tohoku
-
KOBORI Masayuki
Laboratory for Electronic Intelligent System, Research Institute of Electrical Communication, Tohoku
-
Onomi Takeshi
Laboratory For Brainware Systems/nanoelectronics And Spintronics Research Institute Of Electrical Co
-
Shimizu Itsuhei
Laboratory For Electronic Intelligent System Research Institute Of Electrical Communication Tohoku U
-
Kobori Masayuki
Laboratory For Electronic Intelligent System Research Institute Of Electrical Communication Tohoku U
-
Horima Yohei
Laboratory For Electronic Intelligent System Research Institute Of Electrical Communication Tohoku U
-
Onomi Takeshi
Laboratory for Brainware Systems, Research Institute of Electrical Communication, Tohoku University
関連論文
- Retrieval Property of Associative Memory Based on Inverse Function Delayed Neural Networks(Nonlinear Problems)
- Design of a Neural Network Chip for the Burst ID Model with Ability of Burst Firing(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
- Dynamical Behavior of Neural Networks with Anti-Symmetrical Cyclic Connections(Oscillation, Dynamics and Chaos,Nonlinear Theory and its Applications)
- Recalling Temporal Sequences of Patterns Using Neurons with Hysteretic Property
- Temporal Sequences of Patterns with an Inverse Function Delayed Neural Network(Control, Neural Networks and Learning,Nonlinear Theory and its Applications)
- New Nonvolatile Analog Memories for Analog Data Processing
- New Nonvolatile Analog Memories for Building Associative Memories
- Magnetic Isolation on a Superconducting Ground Plane
- Numerical Investigation and Model Approximation for the Hysteretic Current-Voltage Characteristics of Josephson Junctions with Nonlinear Quasiparticle Resistance
- Single Electron Stochastic Neural Network(Nonlinear Theory and its Applications)
- Single Electron Random Number Generator(Electronic Circuits)
- Hardware Implementation of New Analog Memory for Neural Networks
- LSI Neural Chip of Pulse-Output Network with Programmable Synapse
- A Content-Addressable Memory Using "Switched Diffusion Analog Memory with Feedback Circuit" (Special Section on Analog Circuit Techniques and Related Topics)
- Switched Diffusion Analog Memory for Neural Networks with Hebbian Learning Function and Its Linear Operation (Special Section of Papers Selected from JTC-CSCC'95)
- Limit Cycles of One-Dimensional Neural Networks with the Cyclic Connection Matrix (Special Section of Papers Selected from JTC-CSCC'95)
- Superconducting neural circuits using stochastic logic and new fabrication process elements
- High Throughput Parallel Arithmetic Circuits for Fast Fourier Transform
- Comparison between an AND Array and a Booth Encoder for Large-Scale Phase-Mode Multipliers(Special Issue on Superconductor Digital/Analog Circuit Technologies)
- Implementation of Continuous-Time Dynamics on Stochastic Neurochip(Nonlinear Theory and its Applications)
- Integrated Circuits of Map Chaos Generators (Special Section on Analog Circuit Techniques and Related Topics)
- Analog CMOS Implementation of Quantized Interconnection Neural Networks for Memorizing Limit Cycles (Special Section of Papers Selected from ITC-CSCC '98)
- Digital Circuits Based on Single Flux Quanta
- Avoidance of the Permanent Oscillating State in the Inverse Function Delayed Neural Network(Neuron and Neural Networks,Nonlinear Theory and its Applications)
- Hardware Neural Network for a Visual Inspection System
- Hardware Implementation of a DBM Network with Non-monotonic Neurons
- Analysis of burst dynamics bound by potential with active areas
- Quantum Neural Network Composed of Kane's Qubits
- An Approach for Quantum Computing using Adiabatic Evolution Algorithm