Switched Diffusion Analog Memory for Neural Networks with Hebbian Learning Function and Its Linear Operation (Special Section of Papers Selected from JTC-CSCC'95)

スポンサーリンク

概要

• 論文の詳細を見る

• We have fabricated a new analog memory for integrated artificial neural networks. Several attempts have been made to develop a linear characteristics of floating-gate analog memorys with feedback circuits. The learning chip has to have a large number of learning control circuit. In this paper, we propose a new analog memory SDAM with three cascaded TFTs. The new analog memory has a simple design, a small area occupancy, a fast switching speed and an accurate linearity. To improve accurate linearity, we propose a new charge transfer process. The device has a tunnel junction (poly-Si/poly-Si oxide/poly-Si sandwich structure), a thin-film transistor, two capacitors, and a floating-gate MOSFET. The diffusion of the charges injected through the tunnel junction are controlled by a source follower operation of a thin film transistor(TFT). The proposed operation is possible that the amounts of transferred charges are constant independent of the charges in storage capacitor.

• 社団法人電子情報通信学会の論文
• 1996-06-25

著者

• NAKAJIMA Koji

  Laboratory for Brainware Systems, Laboratory for Nanoelectronics and Spintronics, Research Institute

• Hayakawa Yoshihiro

  Laboratory For Electronic Intelligent Systems Research Institute Of Electrical Communication Tohoku

• Hayakawa Yoshihiro

  Laboratory For Brainware Reseach Institute Of Electrical Comunication Tohoku University:laboratory F

• Sawada Y

  Research Center For Electrical Communication Tohoku University

• Sawada Yasuji

  Laboratory For Microelectronics Research Institute Of Electrical Communication Tohoku University

• Nakajima K

  Faculty Of Science And Technology Hirosaki University

• Won Hyosig

  Laboratory For Electronic Intelligent Systems Research Institute Of Electrical Communication Tohoku

• Nakajima Koji

  Laboratory For Brainware Reseach Institute Of Electrical Comunication Tohoku University:laboratory F

関連論文

• Retrieval Property of Associative Memory Based on Inverse Function Delayed Neural Networks(Nonlinear Problems)
• Design of a Neural Network Chip for the Burst ID Model with Ability of Burst Firing(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
• Dynamical Behavior of Neural Networks with Anti-Symmetrical Cyclic Connections(Oscillation, Dynamics and Chaos,Nonlinear Theory and its Applications)
• Recalling Temporal Sequences of Patterns Using Neurons with Hysteretic Property
• Temporal Sequences of Patterns with an Inverse Function Delayed Neural Network(Control, Neural Networks and Learning,Nonlinear Theory and its Applications)
• New Nonvolatile Analog Memories for Analog Data Processing
• New Nonvolatile Analog Memories for Building Associative Memories
• Toward an Ideal Synthesis of Oligonucleotides : Development of a Novel Phosphoramidite Method with High Capability^#
• Wiener-Hopf Analysis of the H-Polarized Diffraction by a Strip in the Plane Interface between Two Semi-Infinite Media : Comparison of Two Asymptotic Solutions
• Wiener-Hopf Analysis of the E-Polarized Diffraction by a Strip in the Plane Interface between Two Semi-Infinite Media : Comparison of Two Asymptotic Solutions
• Wiener-Hopf Analysis of the E-polarized Diffraction by a Strip in the Plane Interface between Two Semi-Infinite Media : Comparison of Two Asymptotic Solutions
• Magnetic Isolation on a Superconducting Ground Plane
• Ultrashallow Junction Formation Using Low-Temperature Selective Si_Ge_x Chemical Vapor Deposition
• Numerical Investigation and Model Approximation for the Hysteretic Current-Voltage Characteristics of Josephson Junctions with Nonlinear Quasiparticle Resistance
• Single Electron Stochastic Neural Network(Nonlinear Theory and its Applications)
• Single Electron Random Number Generator(Electronic Circuits)
• Hardware Implementation of New Analog Memory for Neural Networks
• LSI Neural Chip of Pulse-Output Network with Programmable Synapse
• Study of Hardware Integration of An Artificial Neural Network with A New Analog Memory
• A Content-Addressable Memory Using "Switched Diffusion Analog Memory with Feedback Circuit" (Special Section on Analog Circuit Techniques and Related Topics)
• Switched Diffusion Analog Memory for Neural Networks with Hebbian Learning Function and Its Linear Operation (Special Section of Papers Selected from JTC-CSCC'95)
• Effect of pancake vortices on the Shapiro-step-like respoinces of Bi-2212 intrinsic Josephson junctions in the flux-flow state
• Limit Cycles of One-Dimensional Neural Networks with the Cyclic Connection Matrix (Special Section of Papers Selected from JTC-CSCC'95)
• Superconducting neural circuits using stochastic logic and new fabrication process elements
• Fractal Neural Network Feature Selector for Automatic Pattern Recognition System (Special Section on Nonlinear Theory and Its Applications)
• High Throughput Parallel Arithmetic Circuits for Fast Fourier Transform
• Comparison between an AND Array and a Booth Encoder for Large-Scale Phase-Mode Multipliers(Special Issue on Superconductor Digital/Analog Circuit Technologies)
• Implementation of Continuous-Time Dynamics on Stochastic Neurochip(Nonlinear Theory and its Applications)
• Integrated Circuits of Map Chaos Generators (Special Section on Analog Circuit Techniques and Related Topics)
• Analog CMOS Implementation of Quantized Interconnection Neural Networks for Memorizing Limit Cycles (Special Section of Papers Selected from ITC-CSCC '98)
• Digital Circuits Based on Single Flux Quanta
• Avoidance of the Permanent Oscillating State in the Inverse Function Delayed Neural Network(Neuron and Neural Networks,Nonlinear Theory and its Applications)
• Hardware Neural Network for a Visual Inspection System
• Hardware Implementation of a DBM Network with Non-monotonic Neurons
• Analysis of burst dynamics bound by potential with active areas
• Early activation and interferon-γ production of tumor-infiltrating mature CD27^ natural killer cells
• Quantum Neural Network Composed of Kane's Qubits
• An Approach for Quantum Computing using Adiabatic Evolution Algorithm

もっと見る 閉じる

スポンサーリンク