Design of a Neural Network Chip for the Burst ID Model with Ability of Burst Firing(<Special Section>Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
スポンサーリンク
概要
- 論文の詳細を見る
In order to introduce the burst firing,a nerve-cell dynamic feature,we extend the Inverse function Delayed model (ID model),which is the neuron model with ability to oscillate and has powerful ability on the information processing. This dynamics is discussed for the relation with the functional role of the brain and is characterized by repeated patterns of closely spaced action potentials. It is expected that the additional new characteristics add extra functions to neural networks. Using the relation between the ID model and reduced Hodgkin-Huxley model,we propose the neuron model with ability of burst. The proposed model excelled the ID model in solving the N-Queen problem. Additionally,the prototype chip for the burst ID model is implemented and measured.
- 社団法人電子情報通信学会の論文
- 2007-04-01
著者
-
Hayakawa Yoshihiro
Laboratory For Brainware Systems Laboratory For Nanoelectronics And Spintronics Research Institute O
-
NAKAJIMA Koji
Laboratory for Brainware Systems, Laboratory for Nanoelectronics and Spintronics, Research Institute
-
SUENAGA Shinya
Laboratory for Brainware Systems, Laboratory for Nanoelectronics and Spintronics, Research Institute
-
Hayakawa Yoshihiro
Laboratory For Brainware Reseach Institute Of Electrical Comunication Tohoku University:laboratory F
-
Suenaga Shinya
Laboratory For Brainware Systems Laboratory For Nanoelectronics And Spintronics Research Institute O
-
Nakajima Koji
Tohoku Univ. Sendai‐shi Jpn
-
Nakajima Koji
Laboratory For Brainware Systems Laboratory For Nanoelectronics And Spintronics Research Institute O
-
Nakajima Koji
Laboratory For Brainware Reseach Institute Of Electrical Comunication Tohoku University:laboratory F
関連論文
- Hardware Implementation of an Inverse Function Delayed Neural Network Using Stochastic Logic(Biocybernetics, Neurocomputing)
- Retrieval Property of Associative Memory Based on Inverse Function Delayed Neural Networks(Nonlinear Problems)
- Design of a Neural Network Chip for the Burst ID Model with Ability of Burst Firing(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
- Dynamical Behavior of Neural Networks with Anti-Symmetrical Cyclic Connections(Oscillation, Dynamics and Chaos,Nonlinear Theory and its Applications)
- Recalling Temporal Sequences of Patterns Using Neurons with Hysteretic Property
- Temporal Sequences of Patterns with an Inverse Function Delayed Neural Network(Control, Neural Networks and Learning,Nonlinear Theory and its Applications)
- New Nonvolatile Analog Memories for Analog Data Processing
- New Nonvolatile Analog Memories for Building Associative Memories
- Toward an Ideal Synthesis of Oligonucleotides : Development of a Novel Phosphoramidite Method with High Capability^#
- Magnetic Isolation on a Superconducting Ground Plane
- Numerical Investigation and Model Approximation for the Hysteretic Current-Voltage Characteristics of Josephson Junctions with Nonlinear Quasiparticle Resistance
- Single Electron Stochastic Neural Network(Nonlinear Theory and its Applications)
- Single Electron Random Number Generator(Electronic Circuits)
- Hardware Implementation of New Analog Memory for Neural Networks
- LSI Neural Chip of Pulse-Output Network with Programmable Synapse
- A Content-Addressable Memory Using "Switched Diffusion Analog Memory with Feedback Circuit" (Special Section on Analog Circuit Techniques and Related Topics)
- Switched Diffusion Analog Memory for Neural Networks with Hebbian Learning Function and Its Linear Operation (Special Section of Papers Selected from JTC-CSCC'95)
- Limit Cycles of One-Dimensional Neural Networks with the Cyclic Connection Matrix (Special Section of Papers Selected from JTC-CSCC'95)
- Superconducting neural circuits using stochastic logic and new fabrication process elements
- High Throughput Parallel Arithmetic Circuits for Fast Fourier Transform
- Comparison between an AND Array and a Booth Encoder for Large-Scale Phase-Mode Multipliers(Special Issue on Superconductor Digital/Analog Circuit Technologies)
- Implementation of Continuous-Time Dynamics on Stochastic Neurochip(Nonlinear Theory and its Applications)
- Integrated Circuits of Map Chaos Generators (Special Section on Analog Circuit Techniques and Related Topics)
- Analog CMOS Implementation of Quantized Interconnection Neural Networks for Memorizing Limit Cycles (Special Section of Papers Selected from ITC-CSCC '98)
- Digital Circuits Based on Single Flux Quanta
- Avoidance of the Permanent Oscillating State in the Inverse Function Delayed Neural Network(Neuron and Neural Networks,Nonlinear Theory and its Applications)
- Hardware Neural Network for a Visual Inspection System
- Hardware Implementation of a DBM Network with Non-monotonic Neurons
- Analysis of burst dynamics bound by potential with active areas
- Early activation and interferon-γ production of tumor-infiltrating mature CD27^ natural killer cells
- Quantum Neural Network Composed of Kane's Qubits
- An Approach for Quantum Computing using Adiabatic Evolution Algorithm