Superconducting neural circuits using stochastic logic and new fabrication process elements

スポンサーリンク

概要

• 論文の詳細を見る

• We present superconducting neural circuits using stochastic logic. In the stochastic logic, signals are coded into generation probabilities of pulses. We show that a neural circuit of stochastic logic can be constructed using conventional SFQ circuits. The neural circuits are composed of a stochastic multiplier, an accumulator of stochastic pulses, and an activation function circuit. Moreover, we also report our recent trial toward the implementation of passive transmission lines using niobium oxide insulator for reducing the area of the circuit interconnections.

• 社団法人電子情報通信学会の論文
• 2005-02-04

著者

• Kondo Taizo

  Laboratory For Brainware Systems Research Institute Of Electrical Communication Tohoku University

• NAKAJIMA Koji

  Laboratory for Brainware Systems, Laboratory for Nanoelectronics and Spintronics, Research Institute

• Onomi T

  Laboratory For Brainware Systems Research Institute Of Electrical Communication Tohoku University

• Onomi Takeshi

  Laboratory For Electronic Intelligent System Research Institute Of Electrical Communication Tohoku U

• YAMAMAE Takeshi

  Laboratory for Brainware Systems, Research Institute of Electrical Communication, Tohoku University

• Yamamae Takeshi

  Laboratory For Brainware Systems Research Institute Of Electrical Communication Tohoku University

• Nakajima Koji

  Laboratory For Brainware Reseach Institute Of Electrical Comunication Tohoku University:laboratory F

• Nakajima Koji

  Laboratory For Brainware Systems Research Institute Of Electrical Communication Tohoku University

• Onomi Takeshi

  Laboratory For Brainware Systems/nanoelectronics And Spintronics Research Institute Of Electrical Co

• Onomi Takeshi

  Laboratory for Brainware Systems, Research Institute of Electrical Communication, Tohoku University

関連論文

• Retrieval Property of Associative Memory Based on Inverse Function Delayed Neural Networks(Nonlinear Problems)
• Design of a Neural Network Chip for the Burst ID Model with Ability of Burst Firing(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
• Dynamical Behavior of Neural Networks with Anti-Symmetrical Cyclic Connections(Oscillation, Dynamics and Chaos,Nonlinear Theory and its Applications)
• Recalling Temporal Sequences of Patterns Using Neurons with Hysteretic Property
• Temporal Sequences of Patterns with an Inverse Function Delayed Neural Network(Control, Neural Networks and Learning,Nonlinear Theory and its Applications)
• New Nonvolatile Analog Memories for Analog Data Processing
• New Nonvolatile Analog Memories for Building Associative Memories
• Magnetic Isolation on a Superconducting Ground Plane
• Phase-Mode Circuits for High-Performance Logic(Special Issue on Superconductive Electron Devices and Their Applications)
• Binary Counter with New Interface Circuits in the Extended Phase-Mode Logic Family (Special Issue on Toward Digital and Analog Applications of Superconductors)
• Numerical Investigation and Model Approximation for the Hysteretic Current-Voltage Characteristics of Josephson Junctions with Nonlinear Quasiparticle Resistance
• Single Electron Stochastic Neural Network(Nonlinear Theory and its Applications)
• Single Electron Random Number Generator(Electronic Circuits)
• Hardware Implementation of New Analog Memory for Neural Networks
• LSI Neural Chip of Pulse-Output Network with Programmable Synapse
• A Content-Addressable Memory Using "Switched Diffusion Analog Memory with Feedback Circuit" (Special Section on Analog Circuit Techniques and Related Topics)
• Switched Diffusion Analog Memory for Neural Networks with Hebbian Learning Function and Its Linear Operation (Special Section of Papers Selected from JTC-CSCC'95)
• Limit Cycles of One-Dimensional Neural Networks with the Cyclic Connection Matrix (Special Section of Papers Selected from JTC-CSCC'95)
• Superconducting neural circuits using stochastic logic and new fabrication process elements
• High Throughput Parallel Arithmetic Circuits for Fast Fourier Transform
• Comparison between an AND Array and a Booth Encoder for Large-Scale Phase-Mode Multipliers(Special Issue on Superconductor Digital/Analog Circuit Technologies)
• Implementation of Continuous-Time Dynamics on Stochastic Neurochip(Nonlinear Theory and its Applications)
• Integrated Circuits of Map Chaos Generators (Special Section on Analog Circuit Techniques and Related Topics)
• Analog CMOS Implementation of Quantized Interconnection Neural Networks for Memorizing Limit Cycles (Special Section of Papers Selected from ITC-CSCC '98)
• Digital Circuits Based on Single Flux Quanta
• Avoidance of the Permanent Oscillating State in the Inverse Function Delayed Neural Network(Neuron and Neural Networks,Nonlinear Theory and its Applications)
• Hardware Neural Network for a Visual Inspection System
• Hardware Implementation of a DBM Network with Non-monotonic Neurons
• Analysis of burst dynamics bound by potential with active areas
• Quantum Neural Network Composed of Kane's Qubits
• An Approach for Quantum Computing using Adiabatic Evolution Algorithm

もっと見る 閉じる

スポンサーリンク