Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer(Image Processing and Video Processing)

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a novel optimized real-time Huffman encoder using a pipelined data path based on CAM technology and a parallel code-word-table optimizer. The exploitation of CAM technology enables fast parallel search of the code word table. At the same time, the code word table is optimized according to the frequency of received input symbols and is up-dated in real-time. Since these two functions work in parallel, the proposed architecture realizes fast parallel encoding and keeps a constantly high compression ratio. Evaluation results for the JPEG application show that the proposed architecture can achieve up to 28% smaller encoded picture sizes than the conventional architectures. The obtained encoding time can be reduced by 95% in comparison to a conventional SRAM-based architecture, which is suitable even for the latest end-user-devices requiring fast frame-rates. Furthermore, the proposed architecture provides the only encoder that can simultaneously realize small compressed data size and fast processing speed.

• 社団法人電子情報通信学会の論文
• 2007-01-01

著者

• Noda H

  System Core Technology Div. System Solution Business Group Renesas Technology Co.

• Dosaka K

  System Core Technology Div. System Solution Business Group Renesas Technology Co.

• Mattausch Hans

  Hiroshima Univ. Higashihiroshima‐shi Jpn

• Mattausch Hans

  Research Center For Nanodevices And Systems Hiroshima University

• Mattausch Hans

  Hiroshima University

• Saito Kazunori

  System Core Technology Div. System Solution Business Group Renesas Technology Co.

• Dosaka Katsumi

  System Core Technology Div. Renesas Technology Corp.

• Mattausch Hans

  Research Institute For Nanodevice And Bio Systems Hiroshima University

• KOIDE Tetsushi

  Research Center for Nanodevices and Systems, Hiroshima University

• Noda Hideyuki

  System Core Technology Div. System Solution Business Group Renesas Technology Co.

• Koide Tetsushi

  Research Institute For Nanodevice And Bio Systems Hiroshima University

• Koide Tetsushi

  Hiroshima Univ. Higashihiroshima‐shi Jpn

• Koide Tetsushi

  Research Center For Nanodevices And Systems Hiroshima University

• KUMAKI Takeshi

  Research Institute for Nanodevice and Bio Systems, Hiroshima University

• ISHIZAKI Masakatsu

  Research Institute for Nanodevice and Bio Systems, Hiroshima University

• ARIMOTO Kazutami

  System Core Technology Div. System Solution Business Group, Renesas Technology Co.

• KURODA Yasuto

  Research Center for Nanodevices and Systems, Hiroshima University

• Kono Yutaka

  Network Memory Design Dept. System Solution Business Unit 4 System Solution Business Group Renesas T

• Noda H

  Hitachi Ltd. Kokubunji‐shi Jpn

• Arimoto Kazutami

  System Core Technology Div. Renesas Technology Corp.

• Ishizaki Masakatsu

  Research Institute For Nanodevice And Bio Systems Hiroshima University

関連論文

• A Study of Sense-Voltage Margins in Low-Voltage-Operating Embedded DRAM Macros(Integrated Electronics)
• A Low Power Embedded DRAM Macro for Battery-Operated LSIs(Power Optimization)(VLSI Design and CAD Algorithms)
• Analysis and Optimization of Floating Body Cell Operation for High-Speed SOI-DRAM (Special Issue on Ultra-High-Speed IC and LSI Technology)
• Features of SOI DRAM's and their Potential for Low-Voltage and/or Giga-Bit Scale DRAM's (Special Issue on ULSI Memory Technology)
• 4-Port Unified Data/Instruction Cache Design with Distributed Crossbar and Interleaved Cache-Line Words(Integrated Electronics)
• Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor(Image Processing and Video Processing)
• A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
• Compact Double-Gate Metal-Oxide-Semiconductor Field Effect Transistor Model for Device/Circuit Optimization
• Degraded Frequency-Tuning Range and Oscillation Amplitude of LC-VCOs due to the Nonquasi-Static Effect in MOS Varactors
• Non-Quasi-Static Carrier Dynamics of MOSFETs under Low-Voltage Operation
• An Embedded DRAM Hybrid Macro with Auto Signa Management and Enhanced-on-Chip Tester
• A 0.18 ★m 32 Mb Embedded DRAM Macro for 3-D Graphics Controller
• A Voltage Scalable Advanced DFM RAM with Accelerated Screening for Low Power SoC Platform(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
• Realization of K-Nearest-Matches Search Capability in Fully-Parallel Associative Memories(VLSI Design Technology and CAD)
• A Performance-Driven Floorplanning Method with Interconnect Performance Estimation(Special Section on VLSI Design and CAD Algorithms)
• Circuit-Simulation Model of C_ Changes in Small-Size MOSFETs Due to High Channel-Field Gradients(the IEEE International Conference on SISPAD '02)
• A Compact Model of the Pinch-off Region of 100nm MOSFETs Based on the Surface-Potential(Semiconductor Materials and Devices)
• 1/f-Noise Characteristics in 100 nm-MOSFETs and Its Modeling for Circuit Simulation(Semiconductor Materials and Devices)
• Quantum Effect in Sub-0.1μm MOSFET with Pocket Technologies and Its Relevance for the On-Current Condition
• Circuit Simulation Models for Coming MOSFET Generations(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
• Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor
• Scalable FPGA/ASIC Implementation Architecture for Parallel Table-Lookup-Coding Using Multi-Ported Content Addressable Memory(Image Processing and Video Processing)
• Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer(Image Processing and Video Processing)
• A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC(Novel Device Architectures and System Integration Technologies)
• A CAM-Based Signature-Matching Co-processor with Application-Driven Power-Reduction Features(Integrated Electronics)
• Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh(Memory, Low-Power LSI and Low-Power IP)
• Boundary-Active-Only Adaptive Power-Reduction Scheme for Region-Growing Video-Segmentation(Image Processing and Video Processing)
• Digital Low-Power Real-Time Video Segmentation by Region Growing
• 100 nm-MOSFET Model for Circuit Simulation : Challenges and Solutions(Devices and Circuits for Next Generation Multi-Media Communication Systems)
• On-Chip Memory Power-Cut Scheme Suitable for Low Power SoC Platform
• A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI(Memory,Low-Power, High-Speed LSIs and Related Technologies)
• An On-Chip Supply-Voltage Control System Considering PVT Variations for Worst-Caseless Lower Voltage SoC Design(Novel Device Architectures and System Integration Technologies)
• Accomplishment of At-Speed BISR for Embedded DRAMs(Special Issue on Test and Verification of VLSI)
• Analysis of Within-Die Complementary Metal--Oxide--Semiconductor Process Variation with Reconfigurable Ring Oscillator Arrays Using HiSIM
• Modeling of Reduced Surface Field Laterally Diffused Metal Oxide Semiconductor for Accurate Prediction of Junction Condition on Device Characteristics
• MOSFET Harmonic Distortion up to the Cutoff Frequency : Measurement and Theoretical Analysis
• 100 nm-MOSFET Model for Circuit Simulation : Challenges and Solutions
• Fast and Compact Central Arbiter for High Access-Bit-Rate Multi-Port Caches
• Dynamic Floating Body Control SOI CMOS for Power Managed Multimedia ULSIs
• A Well-Synchronized Sensing/Equalizing Method for Sub-1.0-V Operating Advanced DRAM's (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
• Bank-Type Associative Memory for High-Speed Nearest Manhattan Distance Search in Large Reference-Pattern Space
• Efficient Video-Picture Segmentation Algorithm for Cell-Network-Based Digital CMOS Implementation(Image Processing, Image Pattern Recognition)
• Prediction of Circuit-Performance Variations from Technology Variations for Reliable 100nm SOC Circuit Design
• A Long Data Retention SOI DRAM with the Body Refresh Function (Special Issue on New Concept Device and Novel Architecture LSIs)
• SOI-DRAM Circuit Technologies for Low Power High Speed Multigiga Scale Memories
• High Speed Frequency-Mapping-Based Associative Memory Using Compact Multi-Bit Encoders and a Path-Selecting Scheme (Special Issue : Solid State Devices and Materials (2))
• Low-Power Silicon-Area-Efficient Image Segmentation Based on a Pixel-Block Scanning Architecture
• Software-Based Parallel Cryptographic Solution with Massive-Parallel Memory-Embedded SIMD Matrix Architecture for Data-Storage Systems
• A K-Means-Based Multi-Prototype High-Speed Learning System with FPGA-Implemented Coprocessor for 1-NN Searching
• Experimental Analysis of Within-Die Process Variation in 65 and 180 nm Complementary Metal--Oxide--Semiconductor Technology Including Its Distance Dependences
• Compact Modeling of Expansion Effects in LDMOS
• Laterally Diffused Metal Oxide Semiconductor Model for Device and Circuit Optimization
• Mixed Digital–Analog Associative Memory Enabling Fully-Parallel Nearest Euclidean Distance Search
• Automatic Pattern-Learning Architecture Based on Associative Memory and Short/Long Term Storage Concept
• Modeling of Trench-Gate Type HV-MOSFETs for Circuit Simulation
• Compact Modeling of Expansion Effects in LDMOS

もっと見る 閉じる

スポンサーリンク