A Study of Sense-Voltage Margins in Low-Voltage-Operating Embedded DRAM Macros(Integrated Electronics)

スポンサーリンク

概要

• 論文の詳細を見る

• The voltage margin of an embedded DRAM's sense operation has been shrinking with the scaling of process technology. A method to estimate this margin would be a key to optimizing the memory array configuration and the size of the sense transistor. In this paper, the voltage margin of the sense operation is theoretically analyzed. The accuracy of the proposed voltage margin model was confirmed on a 0.13-μm eDRAM test chip, and the results of calculation were generally in agreement with the measured results.

• 社団法人電子情報通信学会の論文
• 2005-10-01

著者

• Haraguchi Masaru

  Renesas Technol. Itami‐shi Jpn

• Haraguchi Masaru

  Department Of Physics Faculty Of Science Osaka University

• Haraguchi Masaru

  Department Of Electrical And Electronics Engineering Sophia University

• Haraguchi Masaru

  Renesas Technology Corporation

• YAMAZAKI Akira

  Renesas Technology

• ARIMOTO Kazutami

  Renesas Technology

• MORISHITA Fukashi

  Renesas Technology Corp.

• WATANABE Naoya

  Renesas Technology Corp.

• AMANO Teruhiko

  Renesas Technology Corp.

• NODA Hideyuki

  Renesas Technology Corp.

• HACHISUKA Atsushi

  Renesas Technology Corp.

• DOSAKA Katsumi

  Renesas Technology Corp.

• WAKE Setsuo

  Renesas Technology Corp.

• OZAKI Hideyuki

  Renesas Technology Corp.

• YOSHIHARA Tsutomu

  Waseda University

• Noda H

  System Core Technology Div. System Solution Business Group Renesas Technology Co.

• Ozaki H

  Renesas Technology Corp.

• Dosaka K

  System Core Technology Div. System Solution Business Group Renesas Technology Co.

• Ozaki Hideyuki

  Ulsi Laboratory Mitsubishi Electric Corporation

• Noda H

  Hitachi Ltd. Kokubunji‐shi Jpn

• Yamazaki A

  Renesas Technology

• Dosaka Katsumi

  Renesas Electronics Corp. Itami‐shi Jpn

• YAMAZAKI AKIRA

  Neonatal Care Center, Niigata City General Hospital

• Arimoto Kazutami

  System Core Technology Div. Renesas Technology Corp.

• Morishita Fukashi

  System Core Technology Div. Renesas Technology Corp.

• Morishita Fukashi

  Renesas Technology Corporation

• Arimoto Kazutami

  Renesas Electronics Corp.

• Yoshihara Tsutomu

  Graduate School Of Information Production And Systems Waseda Univ.

関連論文

• A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
• Adenosquamous carcinoma of the gall-bladder with gastric foveolar-type epithelium
• A Study of Sense-Voltage Margins in Low-Voltage-Operating Embedded DRAM Macros(Integrated Electronics)
• A Low Power Embedded DRAM Macro for Battery-Operated LSIs(Power Optimization)(VLSI Design and CAD Algorithms)
• Analysis and Optimization of Floating Body Cell Operation for High-Speed SOI-DRAM (Special Issue on Ultra-High-Speed IC and LSI Technology)
• Features of SOI DRAM's and their Potential for Low-Voltage and/or Giga-Bit Scale DRAM's (Special Issue on ULSI Memory Technology)
• Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor(Image Processing and Video Processing)
• Investigation of Hall Resistivity in Antidot Lattices with respect to Commensurability Oscillations
• On the Mechanism of Commensurability Oscillations in Anisotropic Antidot Lattices
• Current-Direction-Dependent Commensurate Oscillations in GaAs/AlGaAs Antidot Superlattice
• A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
• DC Characteristics of InP HBTs under High-Temperature and Bias Stress
• Ultrahigh-Speed InP/InGaAs DHBTs with Very High Current Density(Heterostructure Microelectronics with TWHM2003)
• An Embedded DRAM Hybrid Macro with Auto Signa Management and Enhanced-on-Chip Tester
• A 0.18 ★m 32 Mb Embedded DRAM Macro for 3-D Graphics Controller
• A Board Level Parallel Test Circuit and a Short Circuit Failure Repair Circuit for High-Density, Low-Power DRAMs (Special Issue on Circuit Technologies for Memory and Analog LSIs)
• A Mixed-Mode Voltage Down Converter with Impedance Adjustment Circuitry for Low-Voltage High-Frequency Memories
• Absorption Coefficient Measurements of MgZnCdSe II-VI Compounds on InP Substrates and Quantum Confined Stark Effect in ZnCdSe/MgZnCdSe Multiple Quantum Wells
• Absorption Coefficient Measurements of MgZnCdSe II-VI Compounds on InP Substrates and Quantum Confined Stark Effect in ZnCdSe/MgZnCdSe Multiple Quantum Wells
• A Voltage Scalable Advanced DFM RAM with Accelerated Screening for Low Power SoC Platform(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
• Temperature Dependence of Raman Spectra in Si-doped GaAs/AlAs Multiple Quantum Wells
• Experimental Observation of Intersubband Excitations in Si-Doped GaAs/AlAs Multiple Quantum Wells
• The Superconductivity in the Bi-Sr-Ln-Cu-O System (Ln=Pr, Nd and La) : Electrical Properties of Condensed Matter
• A Flexible Search Managing Circuitry for High-Density Dynamic CAMs (Speial Section on High Speed and High Density Multi Functional LSI Memories)
• A Bitline Control Circuit Scheme and Redundancy Technique for High-Density Dynamic Content Addressable Memories (Special Issue on LSI Memories)
• Photoluminescence Measurement in GaAs with High Spatial Resolution
• Effect of Uniaxial Stress on Photoluminescence spectrum of Si-Implanted GaAs Slice
• Fully Self-Timing Data-Bus Architecture for 64-Mb DRAMs
• An Automatic Temperature Compensation of Internal Sense Ground for Subquarter Micron DRAM's(Special Issue on the 1994 VLSI Circuits Symposium)
• An Efficient Back-Bias Generator with Hybrid Pumping Circuit for 1.5-V DRAM's (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
• Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor
• Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer(Image Processing and Video Processing)
• A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC(Novel Device Architectures and System Integration Technologies)
• A CAM-Based Signature-Matching Co-processor with Application-Driven Power-Reduction Features(Integrated Electronics)
• Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh(Memory, Low-Power LSI and Low-Power IP)
• On-Chip Memory Power-Cut Scheme Suitable for Low Power SoC Platform
• A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI(Memory,Low-Power, High-Speed LSIs and Related Technologies)
• An On-Chip Supply-Voltage Control System Considering PVT Variations for Worst-Caseless Lower Voltage SoC Design(Novel Device Architectures and System Integration Technologies)
• Accomplishment of At-Speed BISR for Embedded DRAMs(Special Issue on Test and Verification of VLSI)
• Highly Flexible Row and Column Redundancy and Cycle Time Adaptive Read Data Path for Double Data Rate Synchronous Memories(Integrated Electronics)
• Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS(Digital,Low-Power, High-Speed LSIs and Related Technologies)
• Total magnetic intensity observed in Iwate volcano
• Factors Affecting Short-Term Mortality in Very Low Birth Weight Infants in Japan
• Dynamic Floating Body Control SOI CMOS for Power Managed Multimedia ULSIs
• A Low Power and High Speed Data Transfer Scheme with Asynchronous Compressed Pluse Width Modulation for AS-Memory
• A Well-Synchronized Sensing/Equalizing Method for Sub-1.0-V Operating Advanced DRAM's (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
• Coexisting Extraadrenal Pheochromocytoma and von Meyenberg Complexes: Report of a Case
• A Long Data Retention SOI DRAM with the Body Refresh Function (Special Issue on New Concept Device and Novel Architecture LSIs)
• SOI-DRAM Circuit Technologies for Low Power High Speed Multigiga Scale Memories
• Low Power Platform for Embedded Processor LSIs

もっと見る 閉じる

スポンサーリンク