Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh(Memory, <Special Section>Low-Power LSI and Low-Power IP)
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes a dynamic TCAM architecture with planar complementary capacitors, transparently scheduled refresh (TSR), autonomous power management (APM) and address-input-free writing scheme. The complementary cell structure of the planar dynamic TCAM (PD-TCAM) allows small cell size of 4.79μm^2 in 130nm CMOS technology, and realizes stable TCAM operation even with very small storage capacitance. Due to the TSR architecture, the PD-TCAM maintains functional compatibility with a conventional SRAM-based TCAM. The combined effects of the compact PD-TCAM array matrix and the APM technique result in up to 50% reduction of the total power consumption during search operation. In addition, an intelligent address-input-free writing scheme is also introduced to facilitate the PD-TCAM application for the user. Consequently the proposed architecture is quite attractive for realizing compact and low-power embedded TCAM macros for the design of system VLSI solutions in the field of networking applications.
- 社団法人電子情報通信学会の論文
- 2005-04-01
著者
-
ARIMOTO Kazutami
Renesas Technology
-
NODA Hideyuki
Renesas Technology Corp.
-
DOSAKA Katsumi
Renesas Technology Corp.
-
YOSHIHARA Tsutomu
Waseda University
-
Noda H
System Core Technology Div. System Solution Business Group Renesas Technology Co.
-
Dosaka K
System Core Technology Div. System Solution Business Group Renesas Technology Co.
-
Mattausch Hans
Hiroshima Univ. Higashihiroshima‐shi Jpn
-
Anami Kenji
Renesas Technology Corp.
-
Inoue Kazunari
Custom Lsi Business Unit Custom Lsi Design Dept. 1 Renesas Technology Corporation
-
Mattausch Hans
Hiroshima University
-
Mattausch Hans
Research Institute For Nanodevice And Bio Systems Hiroshima University
-
Koide Tetsushi
Research Institute For Nanodevice And Bio Systems Hiroshima University
-
Koide Tetsushi
Hiroshima Univ. Higashihiroshima‐shi Jpn
-
Fujishima Kazuyasu
Ulsi Development Center Mitsubishi Electric Corp.
-
INOUE Kazunari
Renesas Technology Corp.
-
FUJISHIMA Kazuyasu
Renesas Technology Corp.
-
Noda H
Hitachi Ltd. Kokubunji‐shi Jpn
-
Dosaka Katsumi
Renesas Electronics Corp. Itami‐shi Jpn
-
Inoue Kazunari
Renesas Electronics Corporation
-
Arimoto Kazutami
System Core Technology Div. Renesas Technology Corp.
-
Arimoto Kazutami
Renesas Electronics Corp.
-
Yoshihara Tsutomu
Graduate School Of Information Production And Systems Waseda Univ.
関連論文
- A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
- A Study of Sense-Voltage Margins in Low-Voltage-Operating Embedded DRAM Macros(Integrated Electronics)
- A Low Power Embedded DRAM Macro for Battery-Operated LSIs(Power Optimization)(VLSI Design and CAD Algorithms)
- Analysis and Optimization of Floating Body Cell Operation for High-Speed SOI-DRAM (Special Issue on Ultra-High-Speed IC and LSI Technology)
- Features of SOI DRAM's and their Potential for Low-Voltage and/or Giga-Bit Scale DRAM's (Special Issue on ULSI Memory Technology)
- Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor(Image Processing and Video Processing)
- A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
- Compact Double-Gate Metal-Oxide-Semiconductor Field Effect Transistor Model for Device/Circuit Optimization
- Degraded Frequency-Tuning Range and Oscillation Amplitude of LC-VCOs due to the Nonquasi-Static Effect in MOS Varactors
- Non-Quasi-Static Carrier Dynamics of MOSFETs under Low-Voltage Operation
- An Embedded DRAM Hybrid Macro with Auto Signa Management and Enhanced-on-Chip Tester
- A 0.18 ★m 32 Mb Embedded DRAM Macro for 3-D Graphics Controller
- A Voltage Scalable Advanced DFM RAM with Accelerated Screening for Low Power SoC Platform(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
- A Line-Mode Test with Data Register for ULSI Memory Architecture (Special Issue on LSI Memories)
- Circuit-Simulation Model of C_ Changes in Small-Size MOSFETs Due to High Channel-Field Gradients(the IEEE International Conference on SISPAD '02)
- A Compact Model of the Pinch-off Region of 100nm MOSFETs Based on the Surface-Potential(Semiconductor Materials and Devices)
- 1/f-Noise Characteristics in 100 nm-MOSFETs and Its Modeling for Circuit Simulation(Semiconductor Materials and Devices)
- Quantum Effect in Sub-0.1μm MOSFET with Pocket Technologies and Its Relevance for the On-Current Condition
- Circuit Simulation Models for Coming MOSFET Generations(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
- Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor
- Scalable FPGA/ASIC Implementation Architecture for Parallel Table-Lookup-Coding Using Multi-Ported Content Addressable Memory(Image Processing and Video Processing)
- Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer(Image Processing and Video Processing)
- A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC(Novel Device Architectures and System Integration Technologies)
- A CAM-Based Signature-Matching Co-processor with Application-Driven Power-Reduction Features(Integrated Electronics)
- Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh(Memory, Low-Power LSI and Low-Power IP)
- Boundary-Active-Only Adaptive Power-Reduction Scheme for Region-Growing Video-Segmentation(Image Processing and Video Processing)
- Digital Low-Power Real-Time Video Segmentation by Region Growing
- 100 nm-MOSFET Model for Circuit Simulation : Challenges and Solutions(Devices and Circuits for Next Generation Multi-Media Communication Systems)
- On-Chip Memory Power-Cut Scheme Suitable for Low Power SoC Platform
- A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI(Memory,Low-Power, High-Speed LSIs and Related Technologies)
- An On-Chip Supply-Voltage Control System Considering PVT Variations for Worst-Caseless Lower Voltage SoC Design(Novel Device Architectures and System Integration Technologies)
- Accomplishment of At-Speed BISR for Embedded DRAMs(Special Issue on Test and Verification of VLSI)
- Modeling of Reduced Surface Field Laterally Diffused Metal Oxide Semiconductor for Accurate Prediction of Junction Condition on Device Characteristics
- MOSFET Harmonic Distortion up to the Cutoff Frequency : Measurement and Theoretical Analysis
- Highly Flexible Row and Column Redundancy and Cycle Time Adaptive Read Data Path for Double Data Rate Synchronous Memories(Integrated Electronics)
- Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Dynamic Floating Body Control SOI CMOS for Power Managed Multimedia ULSIs
- A Well-Synchronized Sensing/Equalizing Method for Sub-1.0-V Operating Advanced DRAM's (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
- A Smart Design Methodology with Distributed Extra Gate-Arrays for Advanced ULSI Memories (Special Issue on LSI Memories)
- Prediction of Circuit-Performance Variations from Technology Variations for Reliable 100nm SOC Circuit Design
- A Long Data Retention SOI DRAM with the Body Refresh Function (Special Issue on New Concept Device and Novel Architecture LSIs)
- SOI-DRAM Circuit Technologies for Low Power High Speed Multigiga Scale Memories
- A New TCAM Architecture for Managing ACL in Routers
- Low Power Platform for Embedded Processor LSIs
- Software-Based Parallel Cryptographic Solution with Massive-Parallel Memory-Embedded SIMD Matrix Architecture for Data-Storage Systems
- Compact Modeling of Expansion Effects in LDMOS
- Laterally Diffused Metal Oxide Semiconductor Model for Device and Circuit Optimization
- Modeling of Trench-Gate Type HV-MOSFETs for Circuit Simulation
- Compact Modeling of Expansion Effects in LDMOS