Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS(Digital,<Special Section>Low-Power, High-Speed LSIs and Related Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
Many embedded system application in ubiquitous network strongly require the high performance SoC with overcoming the physical limitations in the advanced CMOS. To develop these SoC, the continuous design efforts have been done. The initial efforts are the primitive level circuit technique and power switching control method for suppressing the standby currents. However, the additional physical limitations and system enhancements becomes main factors, the new design efforts have been proposed. These design efforts are the application-oriented technologies from the system level to device level. This paper introduces the self voltage controlled technique to cancel the PVT (process, voltage, and temperature) variation, power distribution and power management for cellular phone application, parallel algorithm and optimized layout DSP, and massively parallel fine-grained SIMD processor for next multimedia application. The high performance SoC for the embedded are achieved by providing the components of the system level IPs and making the application oriented SoC platform.
- 2007-04-01
著者
-
ARIMOTO Kazutami
Renesas Technology
-
HATTORI Toshihiro
Renesas Technology Corporation
-
SHIMIZU Toru
Renesas Technology Corp.
-
Takata Hidehiro
Renesas Technol. Corp. Itami‐shi Jpn
-
HASEGAWA Atsushi
Renesas Technology
-
Hattori Toshihiro
Renesas Technology
-
Arimoto Kazutami
Renesas Electronics Corp.
-
Shimizu Toru
Renesas Electronics Corp.
-
Takata Hidehiro
Renesas Electronics Corporation
関連論文
- A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
- A Study of Sense-Voltage Margins in Low-Voltage-Operating Embedded DRAM Macros(Integrated Electronics)
- A Low Power Embedded DRAM Macro for Battery-Operated LSIs(Power Optimization)(VLSI Design and CAD Algorithms)
- A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
- A 4500 MIPS/W, 86μA Resume-Standby, 11μA Ultra-Standby Application Processor for 3G Cellular Phones(Digital, Low-Power LSI and Low-Power IP)
- Design and Evaluation of a Massively Parallel Processor Based on Matrix Architecture(Novel Device Architectures and System Integration Technologies)
- Selective-Sets Resizable Cache Memory Design for High-Performance and Low-Power CPU Core(Low-Power System LSI, IP and Related Technologies)
- A Low-Power Microcontroller with Body-Tied SOI Technology(Low-Power System LSI, IP and Related Technologies)
- Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations
- Reducing Consuming Clock Power Optimization of a 90 nm Embedded Processor Core (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
- A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC(Novel Device Architectures and System Integration Technologies)
- Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh(Memory, Low-Power LSI and Low-Power IP)
- A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI(Memory,Low-Power, High-Speed LSIs and Related Technologies)
- An On-Chip Supply-Voltage Control System Considering PVT Variations for Worst-Caseless Lower Voltage SoC Design(Novel Device Architectures and System Integration Technologies)
- Multi-Core/Multi-IP Technology for Embedded Applications
- Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- A Physical Synthesis Methodology for Multi-Threshold-Voltage Design in Low-Power Embedded Processor(Low-Power System LSI, IP and Related Technologies)
- Low Power Platform for Embedded Processor LSIs
- Evaluation of SRAM-Core Susceptibility against Power Supply Voltage Variation
- False Operation of Static Random Access Memory Cells under Alternating Current Power Supply Voltage Variation
- On-Chip Single-Inductor Dual-Output DC-DC Boost Converter Having Off-Chip Power Transistor Drive and Micro-Computer Controlled MPPT Modes
- False Operation of Static Random Access Memory Cells under Alternating Current Power Supply Voltage Variation (Special Issue : Solid State Devices and Materials)
- Design Aid of Multi-core Embedded Systems with Energy Model