Design Aid of Multi-core Embedded Systems with Energy Model

スポンサーリンク

概要

• 論文の詳細を見る

• Shifting to multi-core designs is so pervasive a trend to overcome the power wall and it is a necessary move for embedded systems in our rapidly evolving information society. Meanwhile, the need to increase the battery life and reduce maintenance costs for such embedded systems is very critical. Therefore, a wide variety of power reduction techniques have been proposed and realized, including Clock Gating, DVFS and Power Gating. To maximize the effectiveness of these techniques, task scheduling is a key but for multi-core systems it is very complicated due to the huge exploration space. This problem is a major obstacle for further power reduction. To cope with it, we propose a design method for embedded systems to minimize their energy consumption under performance constraints. This method is based on the clarification of properties of the above mentioned low power techniques and their interactions. In more details, we firstly establish energy models for these low power techniques and our target systems. We then explore for the best configuration by constructing an optimization problem especially for applications which have a longer deadline than the execution interval. Finally, we propose an approximate solution using dynamic programming with a lower computation complexity and compare it to a brute force explicit solution. We confirm with our evaluations that the proposed method successfully found a better configuration which reduces the total energy consumption by 32% if compared to the manually optimized configuration, which utilizes only one core.

• 一般社団法人 情報処理学会の論文

著者

• Shimizu Toru

  Renesas Electronics Corporation

• Shimizu Toru

  Renesas Electronics Corp.

• Nakamura Hiroshi

  The University of Tokyo

• Hayashikoshi Masanori

  Renesas Electronics Corporation

• Komoda Toshiya

  The University of Tokyo

• Nakada Takashi

  The University of Tokyo

• Okamoto Kazuya

  The University of Tokyo

• Miwa Shinobu

  The University of Tokyo

• Sato Yohei

  Renesas Electronics Corporation

• Ueki Hiroshi

  Renesas Electronics Corporation

関連論文

• Design and Evaluation of a Massively Parallel Processor Based on Matrix Architecture(Novel Device Architectures and System Integration Technologies)
• A Low-Power Microcontroller with Body-Tied SOI Technology(Low-Power System LSI, IP and Related Technologies)
• Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS(Digital,Low-Power, High-Speed LSIs and Related Technologies)
• Low Power Platform for Embedded Processor LSIs
• Design and Implementation Fine-grained Power Gating on Microprocessor Functional Units
• On-Chip Single-Inductor Dual-Output DC-DC Boost Converter Having Off-Chip Power Transistor Drive and Micro-Computer Controlled MPPT Modes
• Design Aid of Multi-core Embedded Systems with Energy Model

スポンサーリンク