A Low-Power Microcontroller with Body-Tied SOI Technology(<Special Section>Low-Power System LSI, IP and Related Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
A low-power microcontroller has been developed with 0.10μm bulk compatible body-tied SOI technology [1], [2]. For this work, only two new masks are required. For the other layers, existing masks of a prior work developed with 0.18μm bulk CMOS technology can be applied without any changes. With the SOI technology, the high-speed operation of over 600MHz has been achieved at a supply voltage of 1.2V, which is 1.5 times faster than prior work. Also, a five times improvement in the power-delay product has been achieved at a supply voltage 0.8 V. Moreover, the compatibility of the SOI technology with bulk CMOS has been verified, because all circuit blocks of the chip, including logic, memory, analog circuit, and PLL, are completely functional, even though only two new masks are used.
- 社団法人電子情報通信学会の論文
- 2004-04-01
著者
-
Nii Koji
Renesas Electronics Corporation
-
Nii Koji
Renesas Technology Corporation
-
Nii K
Renesas Technol. Corp. Itami‐shi Jpn
-
Yoshida K
Renesas Technol. Corp. Itami‐shi Jpn
-
Makino Hiroshi
Renesas Technology Corporation
-
NAKASE Yasunobu
Renesas Technology
-
IWADE Shuhei
Osaka Institute of Technology
-
Nakase Yasunobu
The System Lsi Laboratory Mitsubishi Electric Corporation
-
Yoshida Kanako
Renesas Technology Corporation
-
Makino H
Mitsubishi Electric Corp. Itami‐shi Jpn
-
SHIMIZU Toru
Renesas Technology Corp.
-
TAKATA Hidehiro
Renesas Technology
-
NUNOMURA Yasuhiro
Renesas Technology
-
ITOH Niichi
Renesas Technology
-
ARAKAWA Takahiko
Renesas Technology
-
Ipposhi Takashi
Renesas Technology Corp.
-
Ipposhi Takashi
Renesas Technology Corporation
-
SATO Hisakazu
Renesas Technology Corporation
-
ITO Hironobu
Renesas Technology Corporation
-
NAKANISHI Jingo
Renesas Technology Corporation
-
YAMADA Akira
Renesas Technology Corporation
-
HIRANO Yuichi
Renesas Technology Corporation
-
Itoh N
Semiconductor Company Toshiba Corporationthe Authors Are With Semiconductor Company Toshiba Corporat
-
Takata H
Renesas Technology
-
Takata Hidehiro
Renesas Technol. Corp. Itami‐shi Jpn
-
Yamada A
Wireless Laboratories Ntt Docomo Inc.
-
Shimizu Toru
Renesas Technology Corporation
-
Shimizu Toru
Renesas Electronics Corporation
-
Shimizu Toru
Renesas Electronics Corp.
-
Takata Hidehiro
Renesas Electronics Corporation
-
NAKASE Yasunobu
Renesas Electronics Corp.
関連論文
- 共蒸着保護層を用いたカラープラズマディスプレイの発光特性の改善とエージング特性
- Improvement of Luminous Efficiency in Barrier-Electrode Color ac Plasma Displays by Using a Double Protecting Layer
- A CAD-Compatible SOI-CMOS Gate Array Using 0.35 μm Partially-Depleted Transistors (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
- Design Choice in 45-nm Dual-Port SRAM — 8T, 10T Single End, and 10T Differential
- Novel VLIW Code Compaction Method for a 3D Geometry Processor
- A Single-Chip MPEG-2 422P@ML Video, Audio, and System Encoder with a 162MHz Media-processor Core and Dual Motion Estimation Cores
- A Wide Range 1.0-3.6 V 200 Mbps, Push-Pull Output Buffer Using Parasitic Bipolar Transistors(Low-Power System LSI, IP and Related Technologies)
- Signal Integrity Design and Analysis for a 400 MHz RISC Microcontroller
- A Low Standby Current DSP Core Using Improved ABC-MT-CMOS with Charge Pump Circuit
- Physical Design Methodology for On-Chip 64-Mb DRAM MPEG-2 Encoding with a Multimedia Processor(Special Issue on High-Performance and Low-Power Microprocessors)
- B-5-152 Impact of EDCA Parameters on Throughput Improvement in Layer-2 Mesh Networks with Hidden Terminal Problems
- B-5-151 EDCA Based Congestion Control Method for WLAN Mesh Networks
- Experimental Evaluation of Adaptive Contention Window Control for Layer-2 Mesh Networks
- Performance Evaluation of Mesh Network using Multi Frequency Bands
- Enhancement of Mesh Network Oriented IEEE802.11 MAC Protocol
- Performance Evaluation of Mesh Network using Multi Frequency Bands
- Enhancement of Mesh Network Oriented IEEE802.11 MAC Protocol
- B-5-250 Fairness Improvement by Enhanced IEEE802.11 MAC Protocol in Wireless Mesh Network
- B-5-249 Enhancement of Mesh Network Oriented IEEE802.11 MAC Protocol
- 招待講演 A 65nm embedded SRAM with wafer level burn-in mode, leak-bit redundancy and E-trim fuse for known good die (集積回路)
- A Design of High-Speed 4-2 Compressor for Fast Multiplier (Special Issue on Ultra-High-Speed LSIs)
- Analytical Model of Static Noise Margin in CMOS SRAM for Variation Consideration
- A Floating-Point Divider Using Redundant Binary Circuits and an Asynchronous Clock Scheme
- A 286 MHz 64-b Floating Point Multiplier with Enhanced CG Operation
- A 2.6-ns 64-b Fast and Small CMOS Adder (Special Issue on Ultra-High-Speed LSIs)
- Design and Evaluation of a Massively Parallel Processor Based on Matrix Architecture(Novel Device Architectures and System Integration Technologies)
- Selective-Sets Resizable Cache Memory Design for High-Performance and Low-Power CPU Core(Low-Power System LSI, IP and Related Technologies)
- A Low-Power Microcontroller with Body-Tied SOI Technology(Low-Power System LSI, IP and Related Technologies)
- Realistic Scaling Scenario for Sub-100 nm Embedded SRAM Based on 3-Dimensional Interconnect Simulation(the IEEE International Conference on SISPAD '02)
- Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations
- A Large-Scale, Flip-Flop RAM Imitating a Logic LSI for Fast Development of Process Technology
- Design and Performance of High T_c Superconducting Coplanar Waveguide Matching Circuit for RF-CMOS LNA(Special Issue on Superconductor Digital/Analog Circuit Technologies)
- Design and Performance of Miniaturized HTS Coplanar Waveguide Bandpass Filters with Highly Packed Meanderlines(Special Issue on Superconductive Electronics)
- Micromagnetic Simulation of Recording Media and Magnetoresistive Heads
- Scalable Parasitic Components Model of CMOS for RF Circuit Design
- A 38% Tuning Range 6-GHz Fully Integrated VCO(Special Issue on High-Performance Analog Integrated Circuits)
- A Real-Time MPEG2 Encoding and Decoding Architecture with a Dual-Issue RISC Processor(Special Issue on Novel VLSI Processor Architectures)
- Look-Ahead Dynamic Threshold Voltage Control Scheme for Improving Write Margin of SOI-7T-SRAM(Memory Design and Test,VLSI Design and CAD Algorithms)
- Boosted Voltage Scheme with Active Body-Biasing Control on PD-SOI for Ultra Low Voltage Operation(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI(Memory,Low-Power, High-Speed LSIs and Related Technologies)
- Design Choice in 45-nm Dual-Port SRAM — 8T, 10T Single End, and 10T Differential
- Implementation and Evaluation of a Micropayment System for Mobile Environments (Security and Society)
- New Time-Stamping Scheme Using Mutual Communications with Pseudonymous Clients (Applications) (Cryptography and Information Security)
- New Time-Stamping Scheme Using Mutual Communications with Pseudonymous Clients
- Multimedia Accelerator ACE : A Practical Approach for Multimedia Applications
- Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Modeling of High-T_c Superconducting Transmission Lines with Anisotropic Complex Conductivity(Special Issue on Superconductive Devices and Systems)
- A 2V 250 MHz VLIW Multimedia Processor(Special Issue on Multimedia, Network, and DRAM LSIs)
- Experimental Investigation of Noise Immunity Diagnosis for Battery Drived Circuit by Bulk Current Injection Test(Special Issue on Recent Progress in in Electromagnetic Compatibility Technology)
- Wide-Range Threshold Voltage Controllable Silicon on Thin Buried Oxide Integrated with Bulk Complementary Metal Oxide Semiconductor Featuring Fully Silicided NiSi Gate Electrode
- Low Power Platform for Embedded Processor LSIs
- Evaluation of SRAM-Core Susceptibility against Power Supply Voltage Variation
- False Operation of Static Random Access Memory Cells under Alternating Current Power Supply Voltage Variation
- Multiple-Cell-Upset Tolerant 6T SRAM Using NMOS-Centered Cell Layout
- Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process
- On-Chip Single-Inductor Dual-Output DC-DC Boost Converter Having Off-Chip Power Transistor Drive and Micro-Computer Controlled MPPT Modes
- False Operation of Static Random Access Memory Cells under Alternating Current Power Supply Voltage Variation (Special Issue : Solid State Devices and Materials)
- Design Aid of Multi-core Embedded Systems with Energy Model