Evaluation of SRAM-Core Susceptibility against Power Supply Voltage Variation
スポンサーリンク
概要
- 論文の詳細を見る
- 2012-04-01
著者
-
Nagata Makoto
the Department of Geriatrics, Tokyo Womens Medical University
-
Nii Koji
Renesas Electronics Corporation
-
Takata Hidehiro
Renesas Technol. Corp. Itami‐shi Jpn
-
Nagata Makoto
The Department Of Information Science Graduate School Of System Informatics Kobe University
-
Sawada Takuya
The Department Of Information Science Graduate School Of System Informatics Kobe University
-
TOSHIKAWA Taku
the Department of Information Science, Graduate School of System Informatics, Kobe University
-
YOSHIKAWA Kumpei
the Department of Information Science, Graduate School of System Informatics, Kobe University
-
Toshikawa Taku
The Department Of Information Science Graduate School Of System Informatics Kobe University
-
Yoshikawa Kumpei
The Department Of Information Science Graduate School Of System Informatics Kobe University
-
Takata Hidehiro
Renesas Electronics Corporation
-
Nagata Makoto
the Department of Geriatrics, Tokyo Women's Medical University
関連論文
- Apoptotic Cell Death in Arrhythmogenic Right Ventricular Cardiomyopathy : A Comparative Study with Idiopathic Sustained Ventricular Tachycardia
- Communication Scheme for a Highly Collision-Resistive RFID System( Analog Circuit Techniques and Related Topics)
- Design Choice in 45-nm Dual-Port SRAM — 8T, 10T Single End, and 10T Differential
- 招待講演 A 65nm embedded SRAM with wafer level burn-in mode, leak-bit redundancy and E-trim fuse for known good die (集積回路)
- Analytical Model of Static Noise Margin in CMOS SRAM for Variation Consideration
- Selective-Sets Resizable Cache Memory Design for High-Performance and Low-Power CPU Core(Low-Power System LSI, IP and Related Technologies)
- A Low-Power Microcontroller with Body-Tied SOI Technology(Low-Power System LSI, IP and Related Technologies)
- Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations
- A Large-Scale, Flip-Flop RAM Imitating a Logic LSI for Fast Development of Process Technology
- Design Choice in 45-nm Dual-Port SRAM — 8T, 10T Single End, and 10T Differential
- Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Characterization of a collagenolytic enzyme released from wounded planarians Dugesia japonica
- Evaluation of SRAM-Core Susceptibility against Power Supply Voltage Variation
- False Operation of Static Random Access Memory Cells under Alternating Current Power Supply Voltage Variation
- Multiple-Cell-Upset Tolerant 6T SRAM Using NMOS-Centered Cell Layout
- Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process
- False Operation of Static Random Access Memory Cells under Alternating Current Power Supply Voltage Variation (Special Issue : Solid State Devices and Materials)