Selective-Sets Resizable Cache Memory Design for High-Performance and Low-Power CPU Core(<Special Section>Low-Power System LSI, IP and Related Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
We apply a selective-sets resizable cache and a complete hierarchy SRAM for the high-performance and low-power RISC CPU core. The selective-sets resizable cache can change the cache memory size by varying the number of cache sets. It reduces the leakage current by 23% with slight degradation of the worst case operating speed from 213 MHz to 210 MHz. The complete hierarchy SRAM enables the partial swing operation not only in the bit lines, but also in the global signal lines. It reduces the current consumption of the memory by 4.6%, and attains the high-speed access of 1.4ns in the typical case.
- 社団法人電子情報通信学会の論文
- 2004-04-01
著者
-
Shibagaki Takeshi
Renesas Technology
-
SHIMADA Takahiro
Renesas Technology
-
NAKASE Yasunobu
Renesas Technology
-
IWADE Shuhei
Osaka Institute of Technology
-
Nakase Yasunobu
The System Lsi Laboratory Mitsubishi Electric Corporation
-
Yamanaka Toshio
The Graduate School Of Advanced Sciences Of Matter Hiroshima University:texas Instruments Japan Limi
-
KURAFUJI Takashi
Renesas Technology
-
TAKATA Hidehiro
Renesas Technology
-
IMAMURA Yukinaga
Renesas Device Design
-
AKIYAMA Rei
Renesas Device Design
-
YAMANAKA Tadao
Renesas Device Design
-
IWABU Atsushi
Renesas Device Design
-
YASUDA Shutarou
Renesas Device Design
-
MIWA Toshitsugu
Renesas Technology
-
NUNOMURA Yasuhiro
Renesas Technology
-
ITOH Niichi
Renesas Technology
-
KAGEMOTO Tetsuya
Renesas Technology
-
YOSHIOKA Nobuharu
Renesas Technology
-
KONDO Hiroyuki
Renesas Technology
-
KOYAMA Masayuki
Renesas Technology
-
ARAKAWA Takahiko
Renesas Technology
-
Akiyama Rei
Renesas Design Corporation
-
Yamanaka T
Renesas Device Design
-
Itoh N
Semiconductor Company Toshiba Corporationthe Authors Are With Semiconductor Company Toshiba Corporat
-
Shimada T
Renesas Technol. Itami‐shi Jpn
-
Takata H
Renesas Technology
-
Takata Hidehiro
Renesas Technol. Corp. Itami‐shi Jpn
-
Kondo Hiroyuki
Renesas Electronics Corporation
-
Takata Hidehiro
Renesas Electronics Corporation
-
NAKASE Yasunobu
Renesas Electronics Corp.
関連論文
- A 6.93-μm^2 Full CMOS SRAM Cell Technology for 1.8-V High-Performance Cache Memory
- Large 1/f Noise in Polysilicon TFT Loads and Its Effects on the Stability of SRAM Cells
- A 6-ns 4-Mb CMOS SRAM with Offset-Voltage-Insensitive Current Sense Amplifiers(Special Issue on the 1994 VLSI Circuits Symposium)
- A Single-Chip MPEG-2 422P@ML Video, Audio, and System Encoder with a 162MHz Media-processor Core and Dual Motion Estimation Cores
- A Wide Range 1.0-3.6 V 200 Mbps, Push-Pull Output Buffer Using Parasitic Bipolar Transistors(Low-Power System LSI, IP and Related Technologies)
- Signal Integrity Design and Analysis for a 400 MHz RISC Microcontroller
- A Low Standby Current DSP Core Using Improved ABC-MT-CMOS with Charge Pump Circuit
- Physical Design Methodology for On-Chip 64-Mb DRAM MPEG-2 Encoding with a Multimedia Processor(Special Issue on High-Performance and Low-Power Microprocessors)
- A Design of High-Speed 4-2 Compressor for Fast Multiplier (Special Issue on Ultra-High-Speed LSIs)
- A 286 MHz 64-b Floating Point Multiplier with Enhanced CG Operation
- A 2.6-ns 64-b Fast and Small CMOS Adder (Special Issue on Ultra-High-Speed LSIs)
- A CMOS Stochastic Associative Processor Using PWM Chaotic Signals(Special Issue on Integrated Systems with New Concepts)
- A Stochastic Association Circuit Using PWM Chaotic Signals
- A Stochastic Associative Memory Using Single-Electron Devices and Its Application in Digit Pattern Association
- Selective-Sets Resizable Cache Memory Design for High-Performance and Low-Power CPU Core(Low-Power System LSI, IP and Related Technologies)
- A Low-Power Microcontroller with Body-Tied SOI Technology(Low-Power System LSI, IP and Related Technologies)
- Realistic Scaling Scenario for Sub-100 nm Embedded SRAM Based on 3-Dimensional Interconnect Simulation(the IEEE International Conference on SISPAD '02)
- Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations
- Scalable Parasitic Components Model of CMOS for RF Circuit Design
- A 38% Tuning Range 6-GHz Fully Integrated VCO(Special Issue on High-Performance Analog Integrated Circuits)
- Lighting Design in Interreflective Environments Using Hopfield Neural Networks
- A 12.5-ns 16-Mb CMOS SRAM with Common-Centroid-Geometry-Layout Sense Amplifiers (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
- Multimedia Accelerator ACE : A Practical Approach for Multimedia Applications
- Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Prospects of Electron Spectroscopy of Working Organic Electronic Device Structures(Special Issue on Recent Progress in Organic Molecular Electronics)
- A 2V 250 MHz VLIW Multimedia Processor(Special Issue on Multimedia, Network, and DRAM LSIs)
- Low Power Platform for Embedded Processor LSIs
- Evaluation of SRAM-Core Susceptibility against Power Supply Voltage Variation
- False Operation of Static Random Access Memory Cells under Alternating Current Power Supply Voltage Variation
- On-Chip Single-Inductor Dual-Output DC-DC Boost Converter Having Off-Chip Power Transistor Drive and Micro-Computer Controlled MPPT Modes
- False Operation of Static Random Access Memory Cells under Alternating Current Power Supply Voltage Variation (Special Issue : Solid State Devices and Materials)