A 286 MHz 64-b Floating Point Multiplier with Enhanced CG Operation

スポンサーリンク

概要

• 論文の詳細を見る
• 1996-07-25

著者

• Makino Hiroshi

  Renesas Technology Corporation

• NAKASE Yasunobu

  Renesas Technology

• Nakase Yasunobu

  The System Lsi Laboratory Mitsubishi Electric Corporation

• Makino H

  Mitsubishi Electric Corp. Itami‐shi Jpn

• MAKINO Hiroshi

  the System LSI Laboratory, Mitsubishi Electric Corporation

• SUZUKI Hiroaki

  the System LSI Laboratory, Mitsubishi Electric Corporation

• MORINAKA Hiroyuki

  the System LSI Laboratory, Mitsubishi Electric Corporation

• MASHIKO Koichiro

  the System LSI Laboratory, Mitsubishi Electric Corporation

• SUMI Tadashi

  the System LSI Laboratory, Mitsubishi Electric Corporation

• Mashiko Koichiro

  The Ulsi Development Center Mitsubishi Electric Corporation

• Mashiko Koichiro

  System Lsi Development Center Mitsubishi Electric Corporation

• Mashiko Koichiro

  System Lsi Laboratory Mitsubishi Electric Corporation

• Suzuki H

  Ntt Photonics Labs. Ntt Corporation

• Sumi T

  The Authors Are With Electronics Research Laboratory Matsushita Electronics Corporation

• Sumi T

  Department Of Obstetrics And Gynecology Osaka City University Medical School

• Sumi Tadashi

  The System Lsi Development Center Mitsubishi Electric Corporation

• Suzuki H

  Hiroshima Univ. Higashi‐hiroshima‐shi Jpn

関連論文

• 24aTE-4 Pb(Zn_Nb_)O_3-PbTiO_3混晶のラマン散乱II(誘電体(リラクサー),領域10,誘電体,格子欠陥,X線・粒子線,フォノン物性)
• 21aXA-1 Bi_La_xTi_3O_の相図II(誘電体(ペロブスカイト),領域10,誘導体,格子欠陥,X線・粒子線,フォノン物性)
• フェライト微粒子のバイオ分野への応用の現状と新しい応用の可能性 (特集 生命機能と材料--生命機能マテリアル/生命現象マテリアル) -- (侵しゅうの低い医療を目指して--物理機能系材料の創出)
• 化学溶液法で作製されたカルシウムアルミネート微粒子の粉砕効果
• Partially Depleted SOI Technology with Body-Tied Hybrid Trench Isolation for High-Speed System-On-a-Chip Application(Special Issue on Integrated Systems with New Concepts)
• A CAD-Compatible SOI-CMOS Gate Array Using 0.35 μm Partially-Depleted Transistors (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
• Analysis of the Delay Distributions of 0.5μm SOI LSIs (Special Issue on SOI Devices and Their Process Technologies)
• Pb (Zr_Ti_) O_3ナノ粒子のサイズ効果
• ゾルゲル・キャスト法によるPZT-PMN厚膜の低温形成
• 高温集塵用耐食性コージエライト質フィルターの作製
• Novel VLIW Code Compaction Method for a 3D Geometry Processor
• ゾル-ゲル法によるMLCC用イットリアーシリカハイブリッド添加剤の合成
• ゾル-ゲル法によるポリブチレンテレフタレート材へのシリカ/ポリメチルメタクリレートハイブリッド薄膜の作製及びその性質
• A Wide Range 1.0-3.6 V 200 Mbps, Push-Pull Output Buffer Using Parasitic Bipolar Transistors(Low-Power System LSI, IP and Related Technologies)
• Signal Integrity Design and Analysis for a 400 MHz RISC Microcontroller
• A Low Standby Current DSP Core Using Improved ABC-MT-CMOS with Charge Pump Circuit
• Size effect for lead zirconate titanate nano-particles with PZT(40/60) composition
• 27aYR-6 PZN-PT混晶のラマン散乱(誘電体,領域10(誘電体, 格子欠陥, X線・粒子線, フォノン物性))
• ラマン分光法によるBaTiO_3ナノ粒子の誘電特性の評価
• 招待講演 A 65nm embedded SRAM with wafer level burn-in mode, leak-bit redundancy and E-trim fuse for known good die (集積回路)
• A Design of High-Speed 4-2 Compressor for Fast Multiplier (Special Issue on Ultra-High-Speed LSIs)
• Ferroelectric Memory Circuit Technology and the Application to Contactless IC Card(Special Issue on Advanced Memory Devices Using High-ε and Ferroelectric Films)
• A Floating-Point Divider Using Redundant Binary Circuits and an Asynchronous Clock Scheme
• A 286 MHz 64-b Floating Point Multiplier with Enhanced CG Operation
• A 2.6-ns 64-b Fast and Small CMOS Adder (Special Issue on Ultra-High-Speed LSIs)
• メカノケミカル反応による超分子合成とそれを応用した光学活性分子の絶対配置決定
• ナノ粒子の計測と分析 : 3. 1 分光的手法を用いたナノ粒子の特性評価
• 連載講座 粉体ナノテクノロジー 第3章 ナノ粒子の計測と分析(3.1)分光的手法を用いたナノ粒子の特性評価
• 先端粉体材料創製技術 : 液相からのナノコーティングによる単分散ナノハイブリッド粒子の創製
• 763-nm Laser Light Source for Oxygen Monitoring Using Second Harmonic Generation in Direct-Bonded Quasi-Phase-Matched LiNbO_3 Ridge Waveguide(Lasers, Quantum Electronics)
• Selective-Sets Resizable Cache Memory Design for High-Performance and Low-Power CPU Core(Low-Power System LSI, IP and Related Technologies)
• 2 V/12O ns Embedded Flash EEPROM Circuit Technology (Special Issue on ULSI Memory Technology)
• A Low-Power Microcontroller with Body-Tied SOI Technology(Low-Power System LSI, IP and Related Technologies)
• Realistic Scaling Scenario for Sub-100 nm Embedded SRAM Based on 3-Dimensional Interconnect Simulation(the IEEE International Conference on SISPAD '02)
• A Large-Scale, Flip-Flop RAM Imitating a Logic LSI for Fast Development of Process Technology
• Ultra Low Power Operation of Partially-Depleted SOI/CMOS Integrated Circuits (Special Issue on Low-power LSIs and Technologies)
• SOI/CMOS Circuit Design for High-Speed Communication LSIs (Special Issue on New Concept Device and Novel Architecture LSIs)
• 3.0 Gb/s, 272 mW, 8:1 Multiplexer and 4.1 Gb/s, 388 mW, 1:8 Demultiplexer
• A New Emitter-Follower Circuit for High-Speed and Low-Power ECL
• High-Speed Optical Packet Processing Technologies for Optical Packet-Switched Networks(Optical Signal-Processing Devices for Photonic Networks)
• 40-Gbit/s 16-bit Burst Optical Packet Generator Based on Photonic Parallel-to-Serial Conversion(Optoelectronics)
• Static Linearity Error Analysis of Subranging A/D Converters (Special Section on Analog Technologies in Submicron Era)
• Fine CH_4 Absorption Observation by 3.3μm Difference-Frequency Generation in Quasi-Phase-Matched LiNbO_3 Ridge Waveguide Pumped by Fiber-Bragg-Grating Stabilized Single-Mode Laser Diode Module
• Widely Tunable and Highly Efficient 2.3-μm-Band Difference Frequency Generation in Direct-Bonded Quasi-Phase-Matched LiNbO_3 Ridge Waveguide
• Wavelength Conversion Using Quasi-Phase Matched LiNbO_3 Waveguides(Optical Signal-Processing Devices for Photonic Networks)
• Highly Efficient Doherty Linear Amplifier with Input Power Allocation Control for Portable Radio(Analog Circuit and Device Technologies)
• A Power Amplifier Model Considering Drain Current Dependence upon Input Power for High Efficiency Transmitter Power Amplifiers in Mobile Communications(Active Devices and Circuits)(Advances in Characterization and Measurement Technologies
• Ultrafast All-Optical Serial-to-Parallel Conversion and Its Application to Optical Label Processing
• An ATM Chip Set for High Performance Computer Interfaces, Affording over 100 Mbps Sustained Throughput
• A 350-MS/s 3.3-V 8-bit CMOS D/A Converter Using a Delayed Driving Scheme (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
• A Chip Set for Programmable Real-Time MPEG2 MP@ML Video Encoder(Special Issue on Multimedia, Network, and DRAM LSIs)
• 25pTM-7 負圧効果によるBaTiO_3の強誘電相転移温度の巨大増加(25pTM リラクサー,酸化物系,ペロブスカイト,領域10(誘電体,格子欠陥,X線・粒子線,フォノン))
• 26aPS-111 高いTcをもつ(Ba,Ca)TiO_3膜(26aPS 領域10ポスターセッション(誘電体),領域10(誘電体,格子欠陥,X線・粒子線,フォノン))
• ゾルーゲル法によるWドープVO_2-SiO_2ハイブリッドナノ粒子の合成に及ぼすプロセスパラメータの影響
• Reliable Sexing of Human Preimplantation Embryos : Analysis by DNA Amplification and Fluorescence in situ Hybridization
• ゾルゲル法前駆体の分子設計による微粒子の高機能化と低温合成
• High-Speed SOI 1/8 Frequency Divider Using Field-Shield Body-Fixed Structure
• 20pAR-7 斜方晶-正方晶相境界による圧電性の増強(20pAR 誘電体(ペロフスカイト,酸化物,量子効果),領域10(誘電体,格子欠陥,X線・粒子線,フォノン))
• On-Chip Single-Inductor Dual-Output DC-DC Boost Converter Having Off-Chip Power Transistor Drive and Micro-Computer Controlled MPPT Modes

もっと見る 閉じる

スポンサーリンク