A Low Standby Current DSP Core Using Improved ABC-MT-CMOS with Charge Pump Circuit
スポンサーリンク
概要
- 論文の詳細を見る
A 64-bit 100-MHz multimedia DSP core has been designed using 0.15-μm CMOS technology. An improved Auto-Backgate-Coritrolled MT-CMOS (ABC-MT-CMOS) circuit with a charge pump is adopted to suppress the standby leakage current. The dynamic active current of whole chip was simulated to optimize the size of a switch for a power supply control. The DSP core chip, which integrates 300-kgate Logic, 64-kbyte SRAM and charge pump circuit, has 8-μA standby leakage current. The reduction rate is 1/250.
- 社団法人電子情報通信学会の論文
- 2003-04-01
著者
-
Notani H
System Lsi Laboratory Mitsubishi Electric Corporation
-
Notani Hiromi
Renesas Technology
-
Notani Hiromi
Lsi Laboratory Mitsubishi Electric Corporation
-
Notani H
Renesas Technology
-
Makino Hiroshi
Renesas Technology Corporation
-
IWADE Shuhei
Osaka Institute of Technology
-
NOTANI Hiromi
The authors are with System LSI Development Center, Mitsubishi Electric Corporation
-
MAKINO Hiroshi
The authors are with System LSI Development Center, Mitsubishi Electric Corporation
-
TOMISAWA Osamu
The authors are with System LSI Development Center, Mitsubishi Electric Corporation
-
IWADE Shuhei
The authors are with System LSI Development Center, Mitsubishi Electric Corporation
-
KOYAMA Masayuki
The authors are with System LSI Development Center, Mitsubishi Electric Corporation
-
MANO Ryuji
The authors are with System LSI Development Center, Mitsubishi Electric Corporation
-
MATSUDA Yoshio
The author is with High Frequency & Optical Semiconductor Division, Mitsubishi Electric Corporation
-
Makino H
Mitsubishi Electric Corp. Itami‐shi Jpn
-
Koyama Masayuki
The Authors Are With System Lsi Development Center Mitsubishi Electric Corporation
-
Mano Ryuji
The Authors Are With System Lsi Development Center Mitsubishi Electric Corporation
-
Tomisawa Osamu
The Authors Are With System Lsi Development Center Mitsubishi Electric Corporation
-
Matsuda Yoshio
The Author Is With High Frequency & Optical Semiconductor Division Mitsubishi Electric Corporati
関連論文
- Novel VLIW Code Compaction Method for a 3D Geometry Processor
- A Wide Range 1.0-3.6 V 200 Mbps, Push-Pull Output Buffer Using Parasitic Bipolar Transistors(Low-Power System LSI, IP and Related Technologies)
- Signal Integrity Design and Analysis for a 400 MHz RISC Microcontroller
- A Low Standby Current DSP Core Using Improved ABC-MT-CMOS with Charge Pump Circuit
- Physical Design Methodology for On-Chip 64-Mb DRAM MPEG-2 Encoding with a Multimedia Processor(Special Issue on High-Performance and Low-Power Microprocessors)
- 招待講演 A 65nm embedded SRAM with wafer level burn-in mode, leak-bit redundancy and E-trim fuse for known good die (集積回路)
- A Design of High-Speed 4-2 Compressor for Fast Multiplier (Special Issue on Ultra-High-Speed LSIs)
- A Floating-Point Divider Using Redundant Binary Circuits and an Asynchronous Clock Scheme
- A 286 MHz 64-b Floating Point Multiplier with Enhanced CG Operation
- A 2.6-ns 64-b Fast and Small CMOS Adder (Special Issue on Ultra-High-Speed LSIs)
- Shared Multibuffer ATM Switches with Hierarchical Queueing and Multicast Functions
- A 1.5-V 250-MHz to 3.0-V 622-MHz Operation CMOS Phase-Locked Loop with Precharge Type Phase-Frequency Detector
- A Shared Multibuffer Architecture for High-Speed ATM Switch LSIs (Special Issue on New Architecture LSIs)
- A Fully Integrated 6.25% Pull-in Range Digital PLL for ISDN Primary Rate Interface LSI
- Selective-Sets Resizable Cache Memory Design for High-Performance and Low-Power CPU Core(Low-Power System LSI, IP and Related Technologies)
- A Low-Power Microcontroller with Body-Tied SOI Technology(Low-Power System LSI, IP and Related Technologies)
- Realistic Scaling Scenario for Sub-100 nm Embedded SRAM Based on 3-Dimensional Interconnect Simulation(the IEEE International Conference on SISPAD '02)
- A Large-Scale, Flip-Flop RAM Imitating a Logic LSI for Fast Development of Process Technology
- A 300 MHz Dual Port Palette RAM Using Port Swap Architecture
- Multimedia Accelerator ACE : A Practical Approach for Multimedia Applications