A Fully Integrated 6.25% Pull-in Range Digital PLL for ISDN Primary Rate Interface LSI

スポンサーリンク

概要

論文の詳細を見る
1992-03-25

著者

関連論文

A Wide Range 1.0-3.6 V 200 Mbps, Push-Pull Output Buffer Using Parasitic Bipolar Transistors(Low-Power System LSI, IP and Related Technologies)
Signal Integrity Design and Analysis for a 400 MHz RISC Microcontroller
A Low Standby Current DSP Core Using Improved ABC-MT-CMOS with Charge Pump Circuit
Shared Multibuffer ATM Switches with Hierarchical Queueing and Multicast Functions
A 1.5-V 250-MHz to 3.0-V 622-MHz Operation CMOS Phase-Locked Loop with Precharge Type Phase-Frequency Detector
A Shared Multibuffer Architecture for High-Speed ATM Switch LSIs (Special Issue on New Architecture LSIs)
A Fully Integrated 6.25% Pull-in Range Digital PLL for ISDN Primary Rate Interface LSI
An Efficient Self-Timed Queue Architecture for ATM Switch LSIs (Special Issue on Multimedia, Analog and Processing LSIs)

スポンサーリンク