Scalable Parasitic Components Model of CMOS for RF Circuit Design

概要

論文の詳細を見る
A scalable MOSFET parasitic model has been studied using 0.13★m standard CMOS process. The model consisted of a core BSIM3v3 transistor model and parasitic resistor, capacitor, inductor, and diode. All parasitic components' values were automatically calculated by transistor geometrical parameters, only gate length (L_g), gate width (W_g), and gate multiple numbers (M_g), and some fixed process parameters such as sheet resistance of each part of diffusion layer. This model was confirmed for 0.25★m to 0.5★m gate length, 10 to 40 gate multiples with 5★m gate finger width (W_f), 0.8V to 1.5V gate-sourcevoltage (|V_<gs>|) with 0.6V threshold voltage (|V_<th>|), and 1.0V to 2.5V drain-source voltage (|V_<ds>|) from the viewpoint of small signal. The measured.s-parameter and simulated one are in fairly good agreement in 200MHz to 20GHz frequencies range. This model is very simple, scalable, and convenient for RF circuit designers without difficult parameter setting.
社団法人電子情報通信学会の論文
2003-02-01