A 12.5-ns 16-Mb CMOS SRAM with Common-Centroid-Geometry-Layout Sense Amplifiers (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))

スポンサーリンク

概要

• 論文の詳細を見る

• A 16-Mb CMOS SRAM using 0.4-μm CMOS technology has been developed. This SRAM features common-centroid-geometry (CCG) layout sense amplifiers which shorten the access time by 2.4 ns. A flexible redundancy technique achieves high efficiency without any access penalty. A memory cell with stacked capacitors is fabricated for high soft-error immunity. A 16-Mb SRAM with a chip size of 215 mm^2 is fabricated and an address access time of 12.5 ns has been achieved.

• 社団法人電子情報通信学会の論文
• 1994-05-25

著者

• HASHIMOTO Naotaka

  Semiconductor & Integrated Circuits Division, Hitachi Ltd.

• IKEDA Shuji

  Semiconductor & Integrated Circuits Division, Hitachi Ltd.

• YAMANAKA Toshiaki

  Central Research Laboratory, Hitachi, Ltd.

• ISHIBASHI Koichiro

  Central Research Laboratory, Hitachi, Ltd.

• Komiyaji Kunihiro

  Central Research Laboratory, Hitachi Ltd.

• Ikeda Shuji

  Semiconductor And Integrated Circuit Division Hitachi Ltd.

• Ikeda Shuji

  Semiconductor & Integrated Circuits Div. Hitachi Ltd.

• Yamanaka Toshio

  The Graduate School Of Advanced Sciences Of Matter Hiroshima University:texas Instruments Japan Limi

• Kojima Fumio

  Hitachi Vlsi Engineering Corporation

• Yamanaka T

  Renesas Device Design

• MORITA Sadayuki

  Hitachi ULSI Systems Co., Ltd.

• Morita S

  Hitachi Ulsi Systems Co. Ltd. Kokubunji‐shi Jpn

• Morita Sadayuki

  Hitachi Ulsi Systems Co. Ltd.

• Aoto Toshiro

  Hitachi VLSI Engineering Corporation

• Asayama Kyoichiro

  Semiconductor & IC Division, Hitachi Ltd.

• Koike Atsuyosi

  Semiconductor & IC Division, Hitachi Ltd.

• Iida Haruhito

  Hitachi VLSI Engineering Corporation

• Motohashi Koichi

  Semiconductor & IC Division, Hitachi Ltd.

• Sasaki Katsuro

  Hitachi America Ltd.

• Koike Atsuyosi

  Semiconductor &amp Ic Division Hitachi Ltd.

• KOMIYAJI Kunihiro

  Semiconductor amp Integrated Circuits Division, Hitachi, Ltd.

• Motohashi Koichi

  Semiconductor &amp Ic Division Hitachi Ltd.

• Asayama Kyoichiro

  Semiconductor &amp Ic Division Hitachi Ltd.

• Komiyaji Kunihiro

  Semiconductor Amp Integrated Circuits Division Hitachi Ltd.

• Yamanaka Toshiaki

  Central Research Laboratory Hitachi Ltd.

• Ishibashi K

  Riken Wako‐shi Jpn

• Ishibashi Koichiro

  Central Research Laboratory Hitachi Ltd.

関連論文

• A High Performance p-Channel Transistor:β-MOS FET
• A High Performance p-Channel Transistor : β-MOS FET
• Enhanced Degradation During Static Stressing of a Metal Oxide Semiconductor Field Effect Transistor Embedded in a Circuit
• A 6.93-μm^2 Full CMOS SRAM Cell Technology for 1.8-V High-Performance Cache Memory
• Large 1/f Noise in Polysilicon TFT Loads and its Effects on the Stability of SRAM Cells
• Large 1/f Noise in Polysilicon TFT Loads and Its Effects on the Stability of SRAM Cells
• A 6-ns 4-Mb CMOS SRAM with Offset-Voltage-Insensitive Current Sense Amplifiers(Special Issue on the 1994 VLSI Circuits Symposium)
• Signal Integrity Design and Analysis for a 400 MHz RISC Microcontroller
• Physical Design Methodology for On-Chip 64-Mb DRAM MPEG-2 Encoding with a Multimedia Processor(Special Issue on High-Performance and Low-Power Microprocessors)
• A CMOS Stochastic Associative Processor Using PWM Chaotic Signals(Special Issue on Integrated Systems with New Concepts)
• A Stochastic Association Circuit Using PWM Chaotic Signals
• A Stochastic Associative Memory Using Single-Electron Devices and Its Application in Digit Pattern Association
• Selective-Sets Resizable Cache Memory Design for High-Performance and Low-Power CPU Core(Low-Power System LSI, IP and Related Technologies)
• A Hierarchical Timing Adjuster Featuring Intermittent Measurement for Use in Low-Power DDR SDRAMs
• Quantitative Study of an SA-Vt CMOS Circuit : Evaluation of Fluctuation in Device and Circuit Performance
• Analog Circuit Design Methodology in a Low Power RISC Microprocessor (Srecial Section on Analong Circuit Tectningues in the Digital-oriented Era)
• Lighting Design in Interreflective Environments Using Hopfield Neural Networks
• Mechanical Stress Simulation for Highly Reliable Deep-Submicron Devices (Special Issue on TCAD for Semiconductor Industries)
• A 12.5-ns 16-Mb CMOS SRAM with Common-Centroid-Geometry-Layout Sense Amplifiers (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
• Stress Analysis of Transistor Structures Considering the Internal Stress of Thin Films
• A 2-ns-Access, 285-MHz, Two-Port Cache Macro Using Double Global Bit-Line Pairs
• A 2.6-ns Wave-Pipelined CMOS SRAM with Dual-Sensing-Latch Circuits(Special Issue on the 1994 VLSI Circuits Symposium)
• A 167-MHz 1-Mbit CMOS Synchronous Cache SRAM (Special Issue on Circuit Technologies for Memory and Analog LSIs)
• An 8-mW, 8-kB Cache Memory Using an Automatic-Power-Save Architecture for Low Power RISC Microprocessors (Special Issue on low-Power LSI Technologies)
• High-Speed CMOS SRAM Technologies for Cache Applications (Special Issue on ULSI Memory Technology)
• CMOS Process Compatible ie-Flash(Inverse Gate Electrode Flash)Technology for System-on-a Chip(Special Issue on Nonvolatile Memories)
• A High Performance p-Channel Transistor: β-MOS FET
• Enhanced Degradation During Static Stressing of a Metal Oxide Semiconductor Field Effect Transistor Embedded in a Circuit
• Large 1/f Noise in Polysilicon TFT Loads and its Effects on the Stability of SRAM Cells

もっと見る 閉じる

スポンサーリンク