Reducing Consuming Clock Power Optimization of a 90 nm Embedded Processor Core (Low Power Techniques, <Special Section> VLSI Design Technology in the Sub-100nm Era)

概要

論文の詳細を見る
A low-power SuperH^<TM> embedded processor core, the SH-X2, has been designed in 90-nm CMOS technology. The power consumption was reduced by using hierarchical fine-grained clock gating to reduce the power consumption of the flip-flops and the clock-tree, synthesis and a layout that supports the implementation of the clock gating, and several-level power evaluations for RTL refinement. With this clock gating and RTL refinement, the power consumption of the clock-tree and flip-flops was reduced by 35% and 59%, including the process shrinking effects, respectively. As a result, the SH-X2 achieved 6,000 MIPS/W using a Renesas low-power process with a lowered voltage. Its performance-power efficiency was 25% better than that of a 130-nm-process SH-X.
社団法人電子情報通信学会の論文