CPU Model-Based Mechatronics/Hardware/Software Co-design Technology for Real-Time Embedded Control Systems(VLSI Design Technology,<Special Section>VLSI Technology toward Frontiers of New Market)
スポンサーリンク
概要
- 論文の詳細を見る
We review practical case studies of a developing method of highly reliable real-time embedded control systems using a CPU modelbased hardware/software co-simulation. We take an approach that enables us to fully simulate a virtual mechanical control system including a mechatronics plant, microcontroller hardware, and object code level software. This full virtual system approach simulates control system behavior, especially that of the microcontroller hardware and software. It enables design space exploration of microarchitecture, control design validation, robustness evaluation of the system, software optimization before components design. It also avoids potential problems. The advantage of this work is that it comprises all the components in a typical control system, enabling the designers to analyze effects from different domains, for example mechanical analysis of behavior due to differences in controller microarchitecture. To further improve system design, evaluation and analysis, we implemented an integrated behavior analyzer in the development environment. This analyzer can graphically display the processor behavior during the simulation without affecting simulation results such as task level CPU load, interrupt statistics, and the software variable transition chart. It also provides useful information on the system behavior. This virtual system analysis does not require software modification, does not change the control timing, and does not require any processing power from the target microcontroller. Therefore this method is suitable for real-time embedded control system design, in particular automotive control system design that requires a high level of reliability, robustness, quality, and safety. In this study, a Renesas SH-2A microcontroller model was developed on a CoMET^<TM> platform from VaST Systems Technology. An e__-lectronic t__-hrottle c__-ontrol (ETC) system and an engine control system were chosen to prove this concept. The e__-lectronic t__-hrottle b__-ody (ETB) model on the Saber^[○!R] simulator from Synopsys^[○!R] and the engine model on MATLAB^[○!R]/Simulink^[○!R] simulator from MathWorks can be simulated with the SH-2A model using a newly developed co-simulation interface between MATLAB^[○!R]/Simulink^[○!R] and CoMET^<TM>. Though the SH-2A chip was being developed as the project was being executed, we were able to complete the OSEK OS development, control software design, and verification of the entire system using the virtual environment. After releasing a working sample chip in a later stage of the project, we found that such software could run on both actual ETC system and engine control system without critical problem. This demonstrates that our models and simulation environment are sufficiently credible and trustworthy.
- 2007-10-01
著者
-
石川 誠
東京工業大学 工学部
-
石川 誠
(株)日立製作所中央研究所
-
ISHIKAWA Makoto
Automotive Products Laboratory, Hitachi America. Ltd.
-
SAIKALIS George
Automotive Products Laboratory, Hitachi America. Ltd.
-
OHO Shigeru
Central Research Laboratory, Hitach, Ltd.
-
Ishikawa Makoto
Hitachi America Ltd. Mi Usa
-
Oho Shigeru
Central Research Laboratory Hitach Ltd.
-
Saikalis George
Automotive Products Laboratory Hitachi America. Ltd.
-
Ishikawa Makoto
Automotive Products Laboratory Hitachi America. Ltd.:(present Office)central Research Laboratory Hit
関連論文
- 非同期式プロセッサ TITAC-2 のキャッシュ構成
- CPU Model-Based Mechatronics/Hardware/Software Co-design Technology for Real-Time Embedded Control Systems(VLSI Design Technology,VLSI Technology toward Frontiers of New Market)
- 次世代携帯電話向けアプリケーションプロセッサ技術
- 携帯電話向けアプリケーションプロセッサによるMPEG-4エンコーダの実現
- 携帯電話向けアプリケーションプロセッサによるMPEG-4エンコーダの実現
- ディジタル家電向けプロセッサコアの開発(VLSIシステム, システム開発論文)
- 2.8GFLOPS, 36Mポリゴン/sのFPUを搭載するデジタル家電向け組込みプロセッサコア
- 携帯端末機器向けマイコンの内蔵メモリ低電力手法
- A 4500 MIPS/W, 86μA Resume-Standby, 11μA Ultra-Standby Application Processor for 3G Cellular Phones(Digital, Low-Power LSI and Low-Power IP)
- An Embedded Processor Core for Consumer Appliances with 2.8GFLOPS and 36 M Polygons/s FPU(System Level Design)(VLSI Design and CAD Algorithms)
- Reducing Consuming Clock Power Optimization of a 90 nm Embedded Processor Core (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
- A Low-Power Embedded RISC Microprocessor with an Integrated DSP for Mobile Applications(Special Issue on High-Performance and Low-Power Microprocessors)
- A 45-nm 37.3GOPS/W Heterogeneous Multi-Core SOC with 16/32 Bit Instruction-Set General-Purpose Core
- データパスの特性を考慮した非同期式制御回路の一設計手法