An On-Chip Supply-Voltage Control System Considering PVT Variations for Worst-Caseless Lower Voltage SoC Design(<Special Section>Novel Device Architectures and System Integration Technologies)

スポンサーリンク

概要

• 論文の詳細を見る

• Adaptive voltage management (AVM) scheme is proposed for worst-caseless lower voltage SoC design. The AVM scheme detects the temperature accurately by using two oscillators with different temperature characteristics, and sets supply voltage most suitable with a table look-up method corresponding to the process variation. Also, the AVM can supply the stable voltage with a local shift type regulator even at lower voltage. Thereby, this supply-voltage control system considering PVT variations can control the internal voltage corresponding to process and temperature variations and can realize a wide-operating-margin, DFM function for low voltage SoC. The experimental chip is fabricated on a 90nm CMOS process, and it was confirmed that the proposed architecture controls the voltage accurately and has a wide operating margin at a lower voltage.

• 社団法人電子情報通信学会の論文
• 2006-11-01

著者

• ARIMOTO Kazutami

  Renesas Technology

• MORISHITA Fukashi

  Renesas Technology Corp.

• NODA Hideyuki

  Renesas Technology Corp.

• DOSAKA Katsumi

  Renesas Technology Corp.

• Noda H

  System Core Technology Div. System Solution Business Group Renesas Technology Co.

• Dosaka K

  System Core Technology Div. System Solution Business Group Renesas Technology Co.

• HORIBA Yasutaka

  Kansai University

• Hayashi I

  Renesas Technology Corp.

• GYOHTEN Takayuki

  System Core Technology Div. System Solution Business Group, Renesas Technology Co.

• HAYASHI Isamu

  Renesas Technology Corp.

• GYOHTEN Takayuki

  Renesas Technology Corp.

• OKAMOTO Mako

  Daioh Electric Corp.

• Noda H

  Hitachi Ltd. Kokubunji‐shi Jpn

• Dosaka Katsumi

  Renesas Electronics Corp. Itami‐shi Jpn

• Gyohten Takayuki

  System Core Technology Div. System Solution Business Group Renesas Technology Co.

• Arimoto Kazutami

  System Core Technology Div. Renesas Technology Corp.

• Morishita Fukashi

  System Core Technology Div. Renesas Technology Corp.

• Morishita Fukashi

  Renesas Technology Corporation

• Arimoto Kazutami

  Renesas Electronics Corp.

関連論文

• A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
• A Study of Sense-Voltage Margins in Low-Voltage-Operating Embedded DRAM Macros(Integrated Electronics)
• A Low Power Embedded DRAM Macro for Battery-Operated LSIs(Power Optimization)(VLSI Design and CAD Algorithms)
• Analysis and Optimization of Floating Body Cell Operation for High-Speed SOI-DRAM (Special Issue on Ultra-High-Speed IC and LSI Technology)
• Features of SOI DRAM's and their Potential for Low-Voltage and/or Giga-Bit Scale DRAM's (Special Issue on ULSI Memory Technology)
• Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor(Image Processing and Video Processing)
• A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
• An Embedded DRAM Hybrid Macro with Auto Signa Management and Enhanced-on-Chip Tester
• A 0.18 ★m 32 Mb Embedded DRAM Macro for 3-D Graphics Controller
• A Method of Precise Estimation of Physical Parameters in LSI Interconnect Structures(Interconnect, VLSI Design and CAD Algorithms)
• A Voltage Scalable Advanced DFM RAM with Accelerated Screening for Low Power SoC Platform(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
• Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor
• Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer(Image Processing and Video Processing)
• A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC(Novel Device Architectures and System Integration Technologies)
• A CAM-Based Signature-Matching Co-processor with Application-Driven Power-Reduction Features(Integrated Electronics)
• Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh(Memory, Low-Power LSI and Low-Power IP)
• On-Chip Memory Power-Cut Scheme Suitable for Low Power SoC Platform
• A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI(Memory,Low-Power, High-Speed LSIs and Related Technologies)
• An On-Chip Supply-Voltage Control System Considering PVT Variations for Worst-Caseless Lower Voltage SoC Design(Novel Device Architectures and System Integration Technologies)
• Accomplishment of At-Speed BISR for Embedded DRAMs(Special Issue on Test and Verification of VLSI)
• Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS(Digital,Low-Power, High-Speed LSIs and Related Technologies)
• Dynamic Floating Body Control SOI CMOS for Power Managed Multimedia ULSIs
• A Well-Synchronized Sensing/Equalizing Method for Sub-1.0-V Operating Advanced DRAM's (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
• A Long Data Retention SOI DRAM with the Body Refresh Function (Special Issue on New Concept Device and Novel Architecture LSIs)
• SOI-DRAM Circuit Technologies for Low Power High Speed Multigiga Scale Memories
• Low Power Platform for Embedded Processor LSIs

もっと見る 閉じる

スポンサーリンク