Dosaka K | System Core Technology Div. System Solution Business Group Renesas Technology Co.

スポンサーリンク

概要

関連著者

もっと見る

著作論文

A Study of Sense-Voltage Margins in Low-Voltage-Operating Embedded DRAM Macros(Integrated Electronics)
Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor(Image Processing and Video Processing)
An Embedded DRAM Hybrid Macro with Auto Signa Management and Enhanced-on-Chip Tester
A 0.18 ★m 32 Mb Embedded DRAM Macro for 3-D Graphics Controller
A Voltage Scalable Advanced DFM RAM with Accelerated Screening for Low Power SoC Platform(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor
Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer(Image Processing and Video Processing)
A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC(Novel Device Architectures and System Integration Technologies)
Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh(Memory, Low-Power LSI and Low-Power IP)
On-Chip Memory Power-Cut Scheme Suitable for Low Power SoC Platform
A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI(Memory,Low-Power, High-Speed LSIs and Related Technologies)
An On-Chip Supply-Voltage Control System Considering PVT Variations for Worst-Caseless Lower Voltage SoC Design(Novel Device Architectures and System Integration Technologies)
Accomplishment of At-Speed BISR for Embedded DRAMs(Special Issue on Test and Verification of VLSI)

もっと見る

スポンサーリンク