A Flexible Search Managing Circuitry for High-Density Dynamic CAMs (Speial Section on High Speed and High Density Multi Functional LSI Memories)
スポンサーリンク
概要
- 論文の詳細を見る
New circuit techniques were proposed to realize a high-density and high-performance content addressable memory(CAM). A dynamic register which functions as a status flag, and some logic circuits are organically combined and flexibly perform complex search operations, despite the compact layout area. Any kind of logic operations for the search results, that are AND, OR, INVERT, and the combinations of them, can be implemented in every word simultaneously. These circuits are implemented in an experimental 288 kbit dynamic CAM using 0.8μm CMOS process technology. We consider these techniques to be indispensable for high-density and high-performance dynamic CAM.
- 社団法人電子情報通信学会の論文
- 1994-08-25
著者
-
OZAKI Hideyuki
Renesas Technology Corp.
-
Ozaki H
Renesas Technology Corp.
-
Ozaki Hideyuki
The Ulsi Laboratory Mitsubishi Electric Corporation
-
MIHARA Masakatsu
Research and Development Center, Toshiba Corp.
-
Hamamoto Takeshi
The Ulsi Laboratory Mitsubishi Electric Corporation
-
Ozaki Hideyuki
Ulsi Laboratory Mitsubishi Electric Corporation
-
Kobayashi Tsuguo
Semiconductor Device Engineering Laboratory Microelectronics Center Toshiba Corporation
-
Kobayashi T
Strategic Planning Department National Institute Of Information And Communications Technology
-
Yamagata Tadato
the ULSI Laboratory, Mitsubishi Electric Corporation
-
Mihara Masaaki
the ULSI Laboratory, Mitsubishi Electric Corporation
-
Murai Yasumitsu
the LSI Design Center, Mitsubishi Elecoric Engineering Company Limited
-
Kobayashi Toshifumi
the System LSI Laboratory, Mitsubishi Electric Corporation
-
Mihara Masakatsu
Research And Development Center Toshiba Corp.
-
Yamagata T
Mitsubishi Electric Corp. Itami‐shi Jpn
-
Kobayashi T
Waseda Univ. Tokyo
-
Murai Y
Mitsubishi Electric Co. Ltd. Itami‐shi Jpn
-
HAMAMOTO Takeshi
Microelectronics Engineering Laboratory, TOSHIBA CORPORATION
-
Hamamoto T
Renesas Technol. Corp. Itami‐shi Jpn
関連論文
- A Study of Sense-Voltage Margins in Low-Voltage-Operating Embedded DRAM Macros(Integrated Electronics)
- A Low Power Embedded DRAM Macro for Battery-Operated LSIs(Power Optimization)(VLSI Design and CAD Algorithms)
- A 110-MHz/1-Mb Synchronous TagRAM (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
- A Current-Controlled Latch Sense Amplifier and a Static Power-Saving Input Buffer for Low-Power Architecture
- Adaptive Transmit Permission Probability Control in CDMA Cellular Packet Communications with Site Diversity
- Service Fairness in CDMA Cellular Packet Systems with Site Diversity Reception (Special Issue on Multimedia Mobile Communication Systems)
- Refractory WN_x/W Self-Aligned Gate GaAs Power Metal-Semiconductor Field-Effect Transistor for 1.9-GHz Digital Mobile Communication System Operating with a Single Low-Voltage Supply
- Single 3-V Supply Operation GaAs Linear Power MESFET Amplifier for 5.8-GHz ISM Band Applications (Special Issue on Microwave and Millimeter Wave Technology)
- A Self-Aligned Gate AlGaAs/GaAs Heterostructure Field-Effect Transistor with an Ion-Implanted Buried-Channel for use in High Efficiency Power Amplifiers
- A Buried-Channel Self-Aligned GaAs MESFET with High Power-Efficiency and Low Noise-Figure for 1.9-GHz Single-Chip Front-End MMICs (Special Issue on Low-Power and High-Speed LSI Technologies)
- A Buried-Channel WN_x/W Self-Aligned GaAs MESFET with High Power-Efficiency and Low Noise-Figure for Single-Chip Front-End MMIC in Personal Handy Phone System
- Buried-Channel WN_x/W Self-Aligned GaAs MESFET Process with Selectively Implanted Channel and Undoped Epitaxial Surface Layers for MMIC Applications
- An Embedded DRAM Hybrid Macro with Auto Signa Management and Enhanced-on-Chip Tester
- A 0.18 ★m 32 Mb Embedded DRAM Macro for 3-D Graphics Controller
- A Board Level Parallel Test Circuit and a Short Circuit Failure Repair Circuit for High-Density, Low-Power DRAMs (Special Issue on Circuit Technologies for Memory and Analog LSIs)
- A Mixed-Mode Voltage Down Converter with Impedance Adjustment Circuitry for Low-Voltage High-Frequency Memories
- Design and Creation of Speech and Text Corpora of Dialogue (Special Issue on Speech and Discourse Processing in Dialogue Systems)
- Airborne Dual-Frequency Polarimetric and Interferometric SAR(Special Issue on Advances in Radar Systems)
- Non-Gaussianity of ocean images by SAR(Synthetic Aperture Radar,ICSANE 2010 (International Conference on Space, Aeronautical and Navigational Electronics))
- Dependency of Backscattering from Ocean Surface on Wind Direction by using Pi-SAR : Low wind speed case(WSANE 2009 (Workshop for Space, Aeronautical and Navigational Electronics))
- Dependency of Backscattering from Ocean Surface on Ocean Winds Observed by an Airborne SAR(WSANE 2008 (Workshop for Space, Aeronautical and Navigational Electronics))
- A Flexible Search Managing Circuitry for High-Density Dynamic CAMs (Speial Section on High Speed and High Density Multi Functional LSI Memories)
- An Experimental SAR Estimation of Human Head Exposure to UHF Near Fields Using Dry-Phantom Models and a Thermograph (Special Issue on Biological Effects of Electromagnetic Fields)
- A Bitline Control Circuit Scheme and Redundancy Technique for High-Density Dynamic Content Addressable Memories (Special Issue on LSI Memories)
- TCP Performance over IEEE 802.11 Based Multichannel MAC Protocol for Mobile Ad Hoc Networks
- Phrase Recognition in Conversational Speech Using Prosodic and Phonemic Information (Special Issue on Speech and Discourse Processing in Dialogue Systems)
- Fully Self-Timing Data-Bus Architecture for 64-Mb DRAMs
- An Automatic Temperature Compensation of Internal Sense Ground for Subquarter Micron DRAM's(Special Issue on the 1994 VLSI Circuits Symposium)
- An Efficient Back-Bias Generator with Hybrid Pumping Circuit for 1.5-V DRAM's (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
- Dynamic Floating Body Control SOI CMOS for Power Managed Multimedia ULSIs
- A Low Power and High Speed Data Transfer Scheme with Asynchronous Compressed Pluse Width Modulation for AS-Memory
- NAND-Structured DRAM Cell with Lithography-Oriented Design (Special Issue on ULSI Memory Technology)
- NAND-Structured Trench Capacitor Cell Technologies for 256 Mb DRAM and Beyond
- Cell-Plate-Line/Bit-Line Complementary Sensing (CBCS) Architecture for Ultra Low-Power DRAM's
- A Long Data Retention SOI DRAM with the Body Refresh Function (Special Issue on New Concept Device and Novel Architecture LSIs)
- SOI-DRAM Circuit Technologies for Low Power High Speed Multigiga Scale Memories
- A Blanket Source Line Architecture with Triple Metal for Giga Scale Memory LSIs (Special Issue on ULSI Memory Technology)
- Probability density distribution of backscattering intensity in SAR image of ocean surface(Technical Session,ICSANE 2011(International Conference on Space, Aeronautical and Navigational Electronics 2011))
- A Self-Aligned Gate AlGaAs/GaAs Heterostructure Field-Effect Transistor with an Ion-Implanted Buried-Channel for use in High Efficiency Power Amplifiers