Ultralow-Power Current Reference Circuit with Low Temperature Dependence(Building Block, <Special Section>Analog Circuit and Device Technologies)

スポンサーリンク

概要

• 論文の詳細を見る

• An ultralow power constant reference current circuit with low temperature dependence for micropower electronic applications is proposed in this paper. This circuit consists of a constant-current subcircuit and a bias-voltage subcircuits, and it compensates for the temperature characteristics of mobility μ, thermal voltage V_T, and threshold voltage V_<TH> in such a way that the reference current has small temperature dependence. A SPICE simulation demonstrated that reference current and total power dissipation is 97.7 nA, 1.1μW, respectively, and the variation in the reference current can be kept very small within ±4% in a temperature range from -20 to 100℃.

• 社団法人電子情報通信学会の論文
• 2005-06-01

著者

• AMEMIYA Yoshihito

  Department of Electrical Engineering, Hokkaido University

• Amemiya Yoshihito

  Graduate School Of Information Sci. & Technol. Hokkaido Univ.

• Hirose Tetsuya

  Department of Electrical and Electronics Engineering, Kobe University

• Asai Tetsuya

  Department of Electrical Engineering, Hokkaido University

• Asai Tetsuya

  Graduate School Of Information Science And Technology Hokkaido University

• TANIGUCHI Kenji

  Department of Cancer Research, Fuji Gotemba Research Laboratories, Chugai and Pharmaceutical Co

• Taniguchi Kenji

  Department Of Electrical Electronic And Information Engineering Osaka University

• Matsuoka T

  Department Of Electrical Electronic And Information Engineering Osaka University

• Matsuoka Toshimasa

  Department Of Electronic Engineering Osaka University

• Matsuoka T

  Osaka Univ. Osaka Jpn

• Matsuoka Toshimasa

  The Graduate School Of Engineering Osaka University

• Hirose Tetsuya

  Department Of Electrical And Electronics Engineering Kobe University

• Taniguchi Kenji

  The Division Of Electrical Electronic And Information Engineering Osaka University

• Amemiya Yoshihito

  Department Of Electrical Engineering Faculty Of Engineering Hokkaido University

• Asai Tetsuya

  Department Of Electrical And Electronic Engineering Toyohashi University Of Technology

• Taniguchi K

  Department Of Electronics And Information Systems Osaka University

• Taniguchi K

  Division Of Electrical Electronics And Information Engineering Graduate School Of Engineering Osaka

• Hirose Tetsuya

  Department Of Electrical Engineering Hokkaido University

• Amemiya Yoshihito

  Graduate School Of Information Science And Technology Hokkaido University

• Taniguchi Kenji

  Department Of Biotechnology Tottori University

• Matsuoka Toshimasa

  Department of Electrical, Electronic and Information Engineering, Osaka University

• Hirose Tetsuya

  Department of Electrical and Electronic Engineering, Graduate School of Engineering, Kobe University, 1-1 Rokkodai, Nada, Kobe 657-8501, Japan

関連論文

• A1-μW 600-ppm/℃ Current Reference Circuit Consisting of Subthreshold CMOS Circuits
• An On-Chip PVT Compensation Technique with Current Monitoring Circuit for Low-Voltage CMOS Digital LSIs
• High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair
• Photon Position Detector Consisting of Single-Electron Devices
• Effective Cancer Targeting Using an Anti-tumor Tissue Vascular Endotheliumm specific Monoclonal Antibody (TES-23)
• A behavioral model of unipolar resistive RAMs and its application to HSPICE integration
• Atomic configuration of boron pile-up at the Si/SiO2 interface
• Influences of Point and Extended Defects on As Diffusion in Si(Structure and Mechanical and Thermal Properties of Condensed Matter)
• Process Variation Compensation Technique for 0.5-V Body-Input Comparator
• Process Variation Compensation Technique for Voltage-controlled Ring Oscillator
• Analytical Expression Based Design of a Low-Voltage FD-SOI CMOS Low-Noise Amplifier(Analog Circuit Techniques and Related Topics)
• Ultralow-Power Current Reference Circuit with Low Temperature Dependence(Building Block, Analog Circuit and Device Technologies)
• Watch-Dog Circuit for Quality Guarantee with Subthreshold MOSFET Current(New System Paradigms for Integrated Electronics)
• Watchdog Circuit for Product Degradation Monitor using Subthreshold MOS Current
• A New Analog Correlator Circuit for DS-CDMA Wireless Applications
• Error Analysis on Simultaneous Data Transfers in CDMA Wired Interface
• C-12-26 An Auto-sensitivity Control Circuit for DS-CDMA Receiver Circuit
• Influence of N_2O Oxynitridation on Interface Trap Generation in Surface-Channel p-Channel Metal Oxide Semiconductor Field Effect Transistors
• Influence of N_2O-Oxynitridation on Interface Trap Generation in Surface-Channel PMOSFETs
• Temperature Dependence of Electron Mobility in InGaAs/InAlAs Heterostructures
• Novel Method of Intrinsic Characteristic Extraction in Lightly Doped Drain Metal Oxide Semiconductor Field Effect Transistors for Accurate Device Modeling
• Display Wall Empowered Visual Mining for CEOP Data Archive(Coordinated Enhanced Observing Period(CEOP))
• Initial CEOP-based Review of the Prediction Skill of Operational General Circulation Models and Land Surface Models(Coordinated Enhanced Observing Period(CEOP))
• Studies of Boron Segregation to {311} Defects in Silicon-Implanted Silicon
• Boron Segregation to {311} Defects Induced by Self-Implantation Damage in Si
• Boron Accumulation in the {311} Defect Region Induced by Self-Implantation into Silicon Substrate
• Impact Excitation of Carriers in Diamond under Extremely High Electric Fields
• Hole Trapping and Detrappirug Characteristics Investigated by Substrate Hot-Hole Injection into Oxide of Metal-Oxide-Semiconduetor Structure
• Hot-Hole-Induced Interface State Generation in p-Channel MOSFETs with Thin Gate Oxide
• Evaluation of Spatial Distribution of Hole Traps Using Depleted Gate MOSFETs
• Analytical Device Model of SOI MOSFETs Including Self-Heating Effect
• Spatial Distribution of Trapped Holes in the Oxide of Metal Oxide Semiconductor Field-Effect Transistors after Uniform Hot-Hole Injection
• Existence of Double-Charged Oxide Traps in Submicron MOSFET's (SOLID STATE DEVICES AND MATERIALS 1)
• Interface State Generation Mechanism in MOSFET's during Substrate Hot-Electron Injection : Special Section : Solid State Devices and Materials 2 : Silicon Devices and Process Technologies
• Hot Electron Drift Velocity in AlGaAs/GaAs Heterojunctions : Electrical Properties of Condensed Matter
• Monte Carlo Study of Hot Electron Transport in Quantum Wells : Electrical Properties of Condensed Matter
• An On-Chip PVT Compensation Technique with Current Monitoring Circuit for Low-Voltage CMOS Digital LSIs
• Role of Boron Atoms on Fluorine Diffusion under Various Stages of Annealing
• Boron Emission Rate from Si/SiO_2 Interface Traps to Bulk Silicon for Dose Loss Modeling
• Dependence of Gate Leakage Current on Location of Soft Breakdown Spot in Metal-Oxide-Semiconductor Field-Effect Transistor
• Effect of Oxide Breakdown on Complementary Metal Oxide Semiconductor Circuit Operation and Reliability
• A Study of Pre-Breakdown in Ultra-Thin Silicon Dioxide Films Using Carrier Separation Measurement
• Trap Density Dependent Inelastic Tunneling in Stress-Induced Leakage Current
• Trap Density Dependent Inelastic Tunneling in Stress-Induced Leakage Current
• Ensemble Monte Carlo/Molecular Dynamics Simulation of Inversion Layer Mobility in Si MOSFETs : Effects of Substrate Impurity(the IEEE International Coference on SISPAD '02)
• New Nondestructive Carrier Profiling for Ion Implanted Si Using Infrared Spectroscopic Ellipsometry
• Crossover of Direct and Indirect Transitions in (GaAs)_m/(AlAs)_5 Superlattices (m=1-11)
• Photoreflectance and Photoluminescence Study of (GaAs)_m/(AlAs)_5 (m=3-11)Superlattices: Direct and Indirect Transition
• Two-Dimensional Simulation of Quantum Tunneling across Barrier with Surface Roughness
• Prenatal underdevelopment and schizophrenia : A case report of monozygotic twins
• Season of birth of schizophrenics in a recent Japanese sample
• High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair
• High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair
• Low-Voltage Process-Compensated VCO with On-Chip Process Monitoring and Body-Biasing Circuit Techniques
• Stochastic Resonance in an Array in Locally-Coupled McCulloch-Pitts Neurons with Population Heterogeneity
• A Highly Sensitive Thermosensing CMOS Circuit Based on Self-Biasing Circuit Technique
• Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits
• Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution
• An Inhibitory Neural-Network Circuit Exhibiting Noise Shaping with Subthreshold MOS Neuron Circuits(Neuron and Neural Networks,Nonlinear Theory and its Applications)
• CMOS Voltage Reference Based on the Threshold Voltage of a MOSFET
• Spiking neuron devices consisting of single-flux-quantum circuits
• A CMOS Watchdog Sensor for Certifying the Quality of Various Perishables with a Wider Activation Energy(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Critical temperature sensor based on oscillatory neuron models (Special issue on nonlinear circuits and signal processing)
• Neuromorphic MOS Circuits Exhibiting Precisely Timed Synchronization with Silicon Spiking Neurons and Depressing Synapses (Special Issue on Nonlinear Circuits and Signal Processing)
• An Insect Vision-based Single-electron Circuit Performing Motion Detection(Session5B: Emerging Devices III)
• An Insect Vision-based Single-electron Circuit Performing Motion Detection(Session5B: Emerging Devices III)
• A νMOS Vision Chip Based on Cellular-Automaton Processing
• A υMOS Vision Chip Based on the Cellular-Automaton Processing
• Cellular vMOS Circuits Performing Edge Detection with Difference-of-Gaussian Filters
• Stochastic Resonance in GaAs-based Nanowire Field-Effect Transistors and Their Summing Network
• Stochastic Resonance in GaAs-based Nanowire Field-Effect Transistors and Their Summing Network
• Temperature Dependence of Electron Mobility in Si Inversion Layers
• Analog Metal-Oxide-Silicon IC Implementation of Motion-Detection Network Based on a Biological Correlation Model
• Analog MOS Circuits for Motion Detection Based on Correlation Neural Networks
• An Analog Integrated Circuit for Motion Detection Based on Biological Correlation Model
• Characteristics of Schottky Contacts on n-InP and n-GaAs by a Novel in situ Electrochemical Process
• Schottky Contacts on n-InP with High Barrier Heights and Reduced Fermi-Level Pinning by a Novel In Situ Electrochemical Process
• A Low Power 622MHz CMOS Phase-Locked Loop with Source Coupled VCO and Dynamic PFD (Special Section of Papers Selected from ITC-CSCC'96)
• CMOS phase-shift oscillator using the conduction of heat(Session8A: Si Devices III)
• CMOS phase-shift oscillator using the conduction of heat(Session8A: Si Devices III)
• Reaction-Diffusion Devices Using Minority-Carrier Transport in Semiconductors
• Stochastic Resonance in Schottky Wrap Gate-controlled GaAs Nanowire Field-Effect Transistors and Their Networks
• Identification of Functionally Important Amino Acid Residues in Zymomonas mobilis Levansucrase
• A Low-Voltage SOI-CMOS LC-Tank VCO with Double-Tuning Technique Using Lateral P-N Junction Variable Capacitance(Special lssue on Silicon RF Device & Integrated Circuit Technologies)
• On the sign problem of Dedekind sums
• Quantum Cellular Automaton Device Using the Image Charge Effect
• A vMOS Cellular-Automaton Device for Differential-of-Gaussian Filtering
• Directional Single-Electron-Tunneling Junction
• Properties of High Heat-Resistance μc-SiC_x:H Emitter Silicon HBT's
• Silicon HBT with a Low-Resistivity Amorphous SiC_x Emitter
• Single-Electron Logic Systems Based on a Graphical Representation of Digital Functions(Novel Device Architectures and System Integration Technologies)
• Quantum-Dot Logic Circuits Based on the Shared Binary-Decision Diagram
• An Adaptive Silicon Retina Performing an Edge Extraction with a MOS-Type Spatial Wiring and Smart Pixel Circuits
• A neuromorphic MOS circuit imitating jamming avoidance response of Eigenmannia
• Array-enhanced stochastic resonance in a network of locally-coupled excitable neuron circuits (非線形問題)
• Array-enhanced stochastic resonance in a network of locally-coupled excitable neuron circuits (ニューロコンピューティング)
• High-fidelity pulse density modulation in neuromorphic electric circuits utilizing natural heterogeneity
• Reaction-diffusion chip implementing excitable lattices with multiple-valued cellular automata
• Self-organizing striped and spotted patterns on a discrete reaction-diffusion model
• FPGA-Based Design for Motion Vector Estimation Exploiting High-Speed Imaging and Its Application to Motion Classification with Neural Networks

もっと見る 閉じる

スポンサーリンク