An On-Chip PVT Compensation Technique with Current Monitoring Circuit for Low-Voltage CMOS Digital LSIs
スポンサーリンク
概要
- 論文の詳細を見る
An on-chip process, supply voltage, and temperature (PVT) compensation technique for low-voltage CMOS digital circuits was proposed. Because the degradation of circuit performance originates from the variation of the saturation current in transistors, we developed a compensation circuit consisting of a reference current that is independent of PVT variations. The circuit is operated so that the saturation current in digital circuits is equal to the reference current. The operations of the circuit were confirmed by SPICE simulation with a set of 0.35-μm standard CMOS parameters. Monte Carlo simulations showed that the proposed technique effectively improves circuit performance by 71%. The circuit is useful for on-chip compensation to mitigate the degradation of circuit performance with PVT variation in low-voltage digital circuits.
- 2010-06-01
著者
-
AMEMIYA Yoshihito
Department of Electrical Engineering, Hokkaido University
-
Tsugita Yusuke
Department of Electrical Engineering, Hokkaido University
-
Ueno Ken
Department of Electrical Engineering, Hokkaido University
-
Hirose Tetsuya
Department of Electrical and Electronics Engineering, Kobe University
-
Asai Tetsuya
Department of Electrical Engineering, Hokkaido University
関連論文
- A1-μW 600-ppm/℃ Current Reference Circuit Consisting of Subthreshold CMOS Circuits
- An On-Chip PVT Compensation Technique with Current Monitoring Circuit for Low-Voltage CMOS Digital LSIs
- High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair
- Photon Position Detector Consisting of Single-Electron Devices
- Atomic configuration of boron pile-up at the Si/SiO2 interface
- Influences of Point and Extended Defects on As Diffusion in Si(Structure and Mechanical and Thermal Properties of Condensed Matter)
- Ultralow-Power Current Reference Circuit with Low Temperature Dependence(Building Block, Analog Circuit and Device Technologies)
- Watch-Dog Circuit for Quality Guarantee with Subthreshold MOSFET Current(New System Paradigms for Integrated Electronics)
- Watchdog Circuit for Product Degradation Monitor using Subthreshold MOS Current
- An On-Chip PVT Compensation Technique with Current Monitoring Circuit for Low-Voltage CMOS Digital LSIs
- Prenatal underdevelopment and schizophrenia : A case report of monozygotic twins
- Season of birth of schizophrenics in a recent Japanese sample
- High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair
- High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair
- Low-Voltage Process-Compensated VCO with On-Chip Process Monitoring and Body-Biasing Circuit Techniques
- A Highly Sensitive Thermosensing CMOS Circuit Based on Self-Biasing Circuit Technique
- Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits
- CMOS Voltage Reference Based on the Threshold Voltage of a MOSFET
- A CMOS Watchdog Sensor for Certifying the Quality of Various Perishables with a Wider Activation Energy(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- A νMOS Vision Chip Based on Cellular-Automaton Processing
- A υMOS Vision Chip Based on the Cellular-Automaton Processing
- Cellular vMOS Circuits Performing Edge Detection with Difference-of-Gaussian Filters
- Analog Metal-Oxide-Silicon IC Implementation of Motion-Detection Network Based on a Biological Correlation Model
- Analog MOS Circuits for Motion Detection Based on Correlation Neural Networks
- An Analog Integrated Circuit for Motion Detection Based on Biological Correlation Model
- Characteristics of Schottky Contacts on n-InP and n-GaAs by a Novel in situ Electrochemical Process
- Schottky Contacts on n-InP with High Barrier Heights and Reduced Fermi-Level Pinning by a Novel In Situ Electrochemical Process
- CMOS phase-shift oscillator using the conduction of heat(Session8A: Si Devices III)
- CMOS phase-shift oscillator using the conduction of heat(Session8A: Si Devices III)
- Reaction-Diffusion Devices Using Minority-Carrier Transport in Semiconductors
- On the sign problem of Dedekind sums
- Quantum Cellular Automaton Device Using the Image Charge Effect
- A vMOS Cellular-Automaton Device for Differential-of-Gaussian Filtering
- Directional Single-Electron-Tunneling Junction
- Properties of High Heat-Resistance μc-SiC_x:H Emitter Silicon HBT's
- Silicon HBT with a Low-Resistivity Amorphous SiC_x Emitter
- Single-Electron Logic Systems Based on a Graphical Representation of Digital Functions(Novel Device Architectures and System Integration Technologies)
- Quantum-Dot Logic Circuits Based on the Shared Binary-Decision Diagram
- An Adaptive Silicon Retina Performing an Edge Extraction with a MOS-Type Spatial Wiring and Smart Pixel Circuits