Reaction-diffusion chip implementing excitable lattices with multiple-valued cellular automata

スポンサーリンク

概要

• 論文の詳細を見る

• We designed a special CMOS circuit for reaction-diffusion computers that accepts optical inputs in parallel and generates excitable spatial waves on a chip surface. We demonstrated the spatiotemporal properties of the proposed circuits by fabricated LSIs.

• The Institute of Electronics, Information and Communication Engineersの論文

著者

• Amemiya Yoshihito

  Graduate School Of Information Sci. & Technol. Hokkaido Univ.

• Asai Tetsuya

  Graduate School Of Information Science And Technology Hokkaido University

• Hirose Tetsuya

  Graduate School Of Engineering Kobe University

• Matsubara Hiroshi

  Graduate School Of Frontier Science The Univ. Of Tokyo

• Hirose Tetsuya

  Graduate School of Information Science and Technology, Hokkaido University

• Matsubara Hiroshi

  Graduate School of Information Science and Technology, Hokkaido University

関連論文

• A1-μW 600-ppm/℃ Current Reference Circuit Consisting of Subthreshold CMOS Circuits
• A behavioral model of unipolar resistive RAMs and its application to HSPICE integration
• Ultralow-Power Current Reference Circuit with Low Temperature Dependence(Building Block, Analog Circuit and Device Technologies)
• A CMOS IF Variable Gain Amplifier with Exponential Gain Control(Analog Circuit Techniques and Related Topics)
• An On-Chip PVT Compensation Technique with Current Monitoring Circuit for Low-Voltage CMOS Digital LSIs
• Boron Emission Rate from Si/SiO_2 Interface Traps to Bulk Silicon for Dose Loss Modeling
• An Error Diagnosis Technique Based on Location Sets to Rectify Subcircuits
• High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair
• Low-Voltage Process-Compensated VCO with On-Chip Process Monitoring and Body-Biasing Circuit Techniques
• Stochastic Resonance in an Array in Locally-Coupled McCulloch-Pitts Neurons with Population Heterogeneity
• A Highly Sensitive Thermosensing CMOS Circuit Based on Self-Biasing Circuit Technique
• Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits
• Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution
• An Inhibitory Neural-Network Circuit Exhibiting Noise Shaping with Subthreshold MOS Neuron Circuits(Neuron and Neural Networks,Nonlinear Theory and its Applications)
• CMOS Voltage Reference Based on the Threshold Voltage of a MOSFET
• Spiking neuron devices consisting of single-flux-quantum circuits
• A CMOS Watchdog Sensor for Certifying the Quality of Various Perishables with a Wider Activation Energy(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Critical temperature sensor based on oscillatory neuron models (Special issue on nonlinear circuits and signal processing)
• Neuromorphic MOS Circuits Exhibiting Precisely Timed Synchronization with Silicon Spiking Neurons and Depressing Synapses (Special Issue on Nonlinear Circuits and Signal Processing)
• An Insect Vision-based Single-electron Circuit Performing Motion Detection(Session5B: Emerging Devices III)
• An Insect Vision-based Single-electron Circuit Performing Motion Detection(Session5B: Emerging Devices III)
• Stochastic Resonance in GaAs-based Nanowire Field-Effect Transistors and Their Summing Network
• Stochastic Resonance in GaAs-based Nanowire Field-Effect Transistors and Their Summing Network
• Stochastic Resonance in Schottky Wrap Gate-controlled GaAs Nanowire Field-Effect Transistors and Their Networks
• Temperature-compensated nano-ampere current reference circuit with subthreshold metal-oxide-semiconductor field-effect transistor resistor ladder (Special issue: Solid state devices and materials)
• An Error Diagnosis Technique Based on Clustering of Elements
• A neuromorphic MOS circuit imitating jamming avoidance response of Eigenmannia
• Robust Subthreshold CMOS Digital Circuit Design with On-Chip Adaptive Supply Voltage Scaling Technique
• Array-enhanced stochastic resonance in a network of locally-coupled excitable neuron circuits (非線形問題)
• Array-enhanced stochastic resonance in a network of locally-coupled excitable neuron circuits (ニューロコンピューティング)
• Ultra-thin Ge-on-Insulator (GOI) Metal S/D p-channel MOSFETs fabricated by low temperature MBE growth
• Evaluation of SiO_2/GeO_2/Ge MIS Interface Properties by Low Temperature Conductance Method
• Subthreshold SRAM with Write Assist Technique Using On-Chip Threshold Voltage Monitoring Circuit
• Ultrathin Ge-on-Insulator Metal Source/Drain p-Channel Metal–Oxide–Semiconductor Field-Effect Transistors Fabricated By Low-Temperature Molecular-Beam Epitaxy
• High-fidelity pulse density modulation in neuromorphic electric circuits utilizing natural heterogeneity
• Reaction-diffusion chip implementing excitable lattices with multiple-valued cellular automata
• Self-organizing striped and spotted patterns on a discrete reaction-diffusion model
• FPGA-Based Design for Motion Vector Estimation Exploiting High-Speed Imaging and Its Application to Motion Classification with Neural Networks

もっと見る 閉じる

スポンサーリンク