Improving the Cell Characteristics Using SiN Liner at Active Edge in 4G NAND Flash
スポンサーリンク
概要
- 論文の詳細を見る
- 2007-09-19
著者
-
LEE Jae
School of Mechanical and Aerospace Engineering and Institute of Advanced Machinery and Design, Seoul
-
Park Byung‐gook
School Of Electrical Engineering Seoul National University
-
Park Byung-gook
School Of Electrical Engineering Seoul National University
-
Park Il
Inter-university Semiconductor Research Center Seoul National University:school Of Electrical Engine
-
Lee J
School Of Electrical Engineering Seoul National University
-
KANG Daewoong
School of Electrical Engineering, Seoul National University
-
LEE Jong
School of Electrical Engineering, Seoul National University
-
SHIN Hyungcheol
School of Electrical Engineering, Seoul National University
-
Lee J
Inter-university Semiconductor Research Center And School Of Electrical Engineering And Computer Sci
-
Lee Jong
School Of Adv. Mat. Sci. & Eng. Sungkyunkwan Univ.
-
Lee Joung-eob
Inter-university Semiconductor Research Center And School Of Electrical Engineering And Computer Sci
-
JANG Sungnam
School of Electrical Engineering, Seoul National University
-
LEE Kyongjoo
School of Electrical Engineering, Seoul National University
-
KIM Jinjoo
School of Electrical Engineering, Seoul National University
-
CHANG Dongwon
School of Electrical Engineering, Seoul National University
-
KWON Hyukje
School of Electrical Engineering, Seoul National University
-
LEE Wonseong
School of Electrical Engineering, Seoul National University
-
PARK Il
School of Electrical Engineering, Seoul National University
-
KIM Jun
School of Electrical Engineering, Seoul National University
-
Kim Jinjoo
School Of Electrical Engineering Seoul National University
-
Kwon Hyukje
School Of Electrical Engineering Seoul National University
-
Lee Wonseong
School Of Electrical Engineering Seoul National University
-
Chang Dongwon
School Of Electrical Engineering Seoul National University
-
Lee Jae
School Of Computer Science And Engineering Sungshin Women's University
-
Shin Hyungcheol
School Of Electrical Engineering And Computer Science Seoul National University
-
Kang Daewoong
School Of Electrical Engineering Seoul National University
-
Lee Jong
Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering Seoul Nat
-
Lee Kyongjoo
School Of Electrical Engineering Seoul National University
-
Lee Jong
Inter-university Semiconductor Research Center School Of Electrical Engineering Seoul Nat'l Uni
-
Jang Sungnam
School Of Electrical Engineering Seoul National University
-
Lee Jae
School Of Computer Science And Engineering Seoul National University
-
Park Byung-gook
School Of Electrical Engineering And Computer Sciences And The Inter-university Semiconductor Resear
-
Park Byung-Gook
School of Electrical Engineering & Inter-University Semiconductor Research Center (ISRC), Seoul National University, Shilim-Dong, Kwanak-Gu, Seoul 151-742, Republic of Korea
-
Shin Hyungcheol
School of Electrical Eng.
-
Park Byung-Gook
School of EECS and ISRC, Seoul National University, Seoul 151-742, Korea
関連論文
- Crack-Free Joint in a Ni-Al_2O_3 FGM System Using Three-Dimensional Modeling
- Reduction of Functionally Graded Material Layers for Si_3N_4-Al_2O_3 System Using Three-Dimensional Finite Element Modeling
- 24GHz Low Noise Amplifier Design in 65nm CMOS Technology with Inter-Stage Matching Optimization(Session8B: High-Frequency, Photonic and Sensing Devices)
- 2P4-3 横振動により接合された高延性ENIGめっき電極の評価(ポスターセッション)
- Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
- A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
- A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
- Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
- Single Electron Memory with a Defined Poly-Si Dot Based on Conventional VLSI Technology
- Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
- Extraction of Trap Depth in Flash Cell Having Arch-Active Structure
- Design and Simulation of Self-Aligned Vertical Island Single Electron Transistor (VI-SET) with Electrical Tunneling Barrier
- Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Design and Simulation of Self-Aligned Vertical Island Single Electron Transistor (VI-SET) with Electrical Tunneling Barrier
- Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation
- Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
- Charge Injection Path of Bottom-Contact Organic Thin-Film Transistors(Session4B: Emerging Devices II)
- Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
- 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
- Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
- Charge Injection Path of Bottom-Contact Organic Thin-Film Transistors(Session4B: Emerging Devices II)
- Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
- 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
- Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
- Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme
- Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
- Self-Aligned Dual-Gate Single-Electron Transistors (DG-SETs)
- An Analytic Current-Voltage Equation for Top-contact OTFTs Including the Effects of Variable Series Resistance
- Spatial Distribution of Channel Thermal Noise in Short-Channel MOSFETs
- Wetting Transition Characteristics on Microstructured Hydrophobic Surfaces
- Pentacene TFTs Fabricated by High-aspect Ratio Metal Shadow Mask
- Threshold Voltage Roll-off Mechanisms in SONOS Flash Memory in Retention Mode Including Trapped Charge Redistribution Effect(Session 2A : Memory 1)
- Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
- Threshold Voltage Roll-off Mechanisms in SONOS Flash Memory in Retention Mode Including Trapped Charge Redistribution Effect(Session 2A : Memory 1)
- Dual-gate single-electron transistor with silicon nano wire channel and surrounding side gates (Special issue: Solid state devices and materials)
- Multi-level reading method by using PCI (Paired Cell Interference) in vertical NAND flash memory
- Multi-level reading method by using PCI (Paired Cell Interference) in vertical NAND flash memory
- Simulation of Retention Characteristics in Double-Gate Structure Multi-bit SONOS Flash Memory(Session4A: Nonvolatile Memory)
- Simulation of Retention Characteristics in Double-Gate Structure Multi-bit SONOS Flash Memory(Session4A: Nonvolatile Memory)
- Improving the Cell Characteristics Using SiN Liner at Active Edge in 4G NAND Flash
- Establishing read operation bias schemes for 3-D pillar-structure flash memory devices to overcome paired cell interference (PCI) (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Establishing read operation bias schemes for 3-D pillar-structure flash memory devices to overcome paired cell interference (PCI) (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Analyses on Current Characteristics of 3-D MOSFET Determined by Junction Doping Profiles for Nonvolatile Memory Devices(Novel MOSFET Structures,Fundamentals and Applications of Advanced Semiconductor Devices)
- Capacitorless DRAM Cell with Highly Scalable Surrounding Gate Structure
- Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles(Session 7A Silicon Devices IV,AWAD2006)
- Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles(Session 7A Silicon Devices IV,AWAD2006)
- Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles
- Improvement of Diagonally Weighted Space-Time Trellis Codes with Two Transmit Antennas by Using Unitary Rotation(Wireless Communication Technologies)
- A New Participation Strategy for Cooperative Diversity with Multiple Partners(Wireless Communication Technologies)
- Fuzzy Logic-Based Quantized Event Filter for RFID Data Processing
- Simulation Study on Dependence of Channel Potential Self-Boosting on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Simulation of Gate-All-Around Tunnel Field-Effect Transistor with an n-Doped Layer
- Simulation of Retention Characteristics in Double-Gate Structure Multi-Bit SONOS Flash Memory
- 3-Dimensional Terraced NAND (3D TNAND) Flash Memory-Stacked Version of Folded NAND Array
- Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation
- Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
- Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme
- Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
- Complementary Self-Biased Logics Based on Single-Electron Transistor (SET)/CMOS Hybrid Process
- Channel Doping Engineering with Indium as an Alternative p-Type Dopant
- Control of the Microstructure of (Pb, La) TiO_3 Thin Films by Metal-Organic Chemical Vapor Deposition Using a Solid Delivery System for Ferroelectric Domain Memory
- Digital Logic Implementation of Wide-Range Frequency Linear Detector
- Synchronous Mirror Delay for Multi-phase Locking
- Synchronous Mirror Delay for Multi-phase Locking
- Simple Wide-Band Metal-Insulator-Metal (MIM) Capacitor Model for RF Applications and Effect of Substrate Grounded Shields
- Design Consideration for Vertical Nonvolatile Memory Device Regarding Gate-Induced Barrier Lowering (GIBL)
- Accurate Extraction of Mobility, Effective Channel Length, and Source/Drain Resistance in 60nm MOSFETs
- Design and simulation of single hole transistor with tunneling barrier formed by fixed charge (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Design and simulation of single hole transistor with tunneling barrier formed by fixed charge (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Properties of the p^+ poly-Si Gate Fabricated Using the As Preamorphization Method
- As Preamorphization of the Predeposited Amorphous Si Layer for the Formation of the Silicided Ultra Shallow p^+-n Junction
- Degradation and Recovery Phenomena of Thin Gate Oxide Films under Dynamic Negative-Bias Temperature Instability (NBTI) Stress (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Degradation and Recovery Phenomena of Thin Gate Oxide Films under Dynamic Negative-Bias Temperature Instability (NBTI) Stress (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Preparation of (Ba, Sr)TiO_3 Thin Films with High Pyroelectric Coefficients at Ambient Temperatures
- Isolation of 151 Mutants that Have Developmental Defects from T-DNA Tagging
- Anomalous Noise Degradation Caused by Device Size Effects in SOI MOSFETs
- E214 SLUG FLOODING IN AIR-WATER COUNTERCURRENT VERTICAL FLOW(Evaporation-2 and others)
- On the Bit Error Probability of 16DAPSK in a Frequency-Selective Fast Rayleigh Fading Channel with Cochannel Interference
- Active Channel Reservation for Coexistence Mechanism (ACROS) for IEEE 802.15.4 and IEEE 802.11
- Dependence of Contact Resistance on Substrate Doping and Impact of Mixed Ion Implantation
- Electronic Structure Simulation of Chromium Aluminum Oxynitride by Discrete Variational-Xa Method and X-Ray Photoelectron Spectroscopy
- Lateral Silicon Field-Emission Devices using EIectron Beam Lithography
- Silicon Nano-Crystal Memory with Tunneling Nitride
- Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
- Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
- Monte Carlo Simulation of Single-Electron Nanocrystal Memories
- Low Doped P-Type AlGaAs Buffer Layers Grown by Metalorganic Chemical Vapor Deposition Using Intrinsic Carbon Doping Method
- Non-Quasi-Static Small-Signal Model of RF MOSFETs Valid up to 110GHz
- Groupwise Successive Interference Cancellation Receiver with Gradient Descent Search for Multi-Rate DS-CDMA System(Wireless Communication Technology)
- Selected Mapping Technique with Magnitude Extension for PAPR Reduction of an OFDM Signal (Wireless Communication Technologies)
- Chemical Vapor Deposition of TiN Films from Tetrakis(ethylmethylamido)titanium and Ammonia
- CARS temperature measurement in a Liquid Kerosene fueled Gas Turbine Combustor Sector Rigs(Measurement, Temperature)
- 4-bit FinFET SONOS flash memory: Optimization of structure and 3D numerical simulation (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- 4-bit FinFET SONOS flash memory: Optimization of structure and 3D numerical simulation (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- A New 1T DRAM Cell : Cone Type 1T DRAM Cell
- Effects of Conductive Defects on Unipolar RRAM for the Improvement of Resistive Switching Characteristics
- Novel Three Dimensional (3D) NAND Flash Memory Array Having Tied Bit-line and Ground Select Transistor (TiGer)
- Comparative Study on Top- and Bottom-Source Vertical-Channel Tunnel Field-Effect Transistors
- Study on Threshold Voltage Control of Tunnel Field-Effect Transistors Using V_T-Control Doping Region